
# FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR OPTOELECTRONIC SEMICONDUCTORS IN AUTOMOTIVE APPLICATIONS



**Component Technical Committee** 

#### TABLE OF CONTENTS

# AEC-Q102 Failure Mechanism Based Stress Test Qualification for Optoelectronic Semiconductors in Automotive Applications

Appendix 1: Definition of a Qualification Family

Appendix 2: AEC-Q102 Certification of Design, Construction and Qualification

Appendix 3: AEC-Q102 Qualification Test Plan

Appendix 4: Data Presentation Format

Appendix 5: Minimum Parametric Test Requirements and Failure Criteria

Appendix 6: Destructive Physical Analysis (DPA)

Appendix 7: <u>AEC-Q102 and the Use of Mission Profiles</u>

Appendix 7a: Reliability Validation for Optoelectronic Semiconductors

#### <u>Attachments</u>

AEC-Q102-001: DEW TEST (DEW)

AEC-Q102-002: BOARD FLEX TEST (BF)

AEC-Q102-003: OPTOELECTRONIC MULTICHIP MODULES

(This attachment is not released at the time of the release of the AEC-Q102 Rev A main

document. It is expected to be available in 2020.)

**Component Technical Committee** 

#### Acknowledgment

Any document involving a complex technology brings together experience and skills from many sources. The Automotive Electronics Council would especially like to recognize the following significant contributors to the revision of this document:

#### **AEC Q102 Sub-Committee Members:**

Ebru Bakir KandemirAutomotive LightingBastian KoppAutomotive LightingMartin MartinezAutomotive LightingMarcus RühlContinental CorporationMihai SauciucContinental Corporation

Amber Abare Cree Steven Bergeron Cree **Hartmut Wettengl Dominant** Uwe Berger [Q102 Team Leader] <u>Hella</u> Ludger Kappius Hella Martin Rode Hella Melanie Reinhout Lumileds Sven Schellinger Lumileds Mark Spencer Lumileds Mark Urlaub Lumileds Saori Mitsuhashi Nichia Philipp Plathner Osram

Manfred BittnerOsram Opto SemiconductorsChristian JungOsram Opto SemiconductorsMarkus RitzerOsram Opto SemiconductorsStefan TuebelOsram Opto Semiconductors

Jean-Edmont Le CalveValeoThomas KoschmiederVeoneerMartin GärtnerVishayMichael PernkopfZKW

**Component Technical Committee** 

#### NOTICE

AEC documents contain material that has been prepared, reviewed, and approved through the AEC Technical Committee.

AEC documents are designed to serve the automotive electronics industry through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than AEC members, whether the standard is to be used either domestically or internationally.

AEC documents are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action AEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the AEC documents. The information included in AEC documents represents a sound approach to product specification and application, principally from the automotive electronics system manufacturer viewpoint. No claims to be in Conformance with this document shall be made unless all requirements stated in the document are met.

Inquiries, comments, and suggestions relative to the content of this AEC document should be addressed to the AEC Technical Committee on the link http://www.aecouncil.com.

Published by the Automotive Electronics Council.

This document may be downloaded free of charge, however AEC retains the copyright on this material. By downloading this file, the individual agrees not to charge for or resell the resulting material.

Printed in the U.S.A. All rights reserved

Copyright © <u>2020</u> by the Sustaining Members of the Automotive Electronics Council. This document may be freely reprinted with this copyright notice. This document cannot be changed without approval from the AEC Component Technical Committee.

**Component Technical Committee** 

# FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR OPTOELECTRONIC SEMICONDUCTORS IN AUTOMOTIVE APPLICATIONS

Text enhancements and differences made since the last revision of this document are shown as underlined areas. Several figures and tables have also been revised, but changes to these areas have not been underlined.

Unless otherwise stated herein, the date of implementation of this standard for new qualifications and re-qualifications is as of the publish date above.

#### 1. SCOPE

This document defines the minimum stress test driven qualification requirements and references test conditions for qualification of optoelectronic semiconductors (e.g., light emitting diodes, photodiodes, laser components (see Figure 1a & b)) in all exterior and interior automotive applications. It combines state of the art qualification testing, documented in various documents (e.g., JEDEC, IEC, MIL-STD) and manufacturer qualification standards.

The qualification of <u>multichip modules</u> using optoelectronic functions together with other components (e.g., <u>LEDs with integrated circuits</u>, <u>laser components with photodiodes</u>, <u>optocoupler</u>) <u>is described in Attachment AEC-Q102-003. (The document is not released at the time of the release of the AEC-Q102 rev. A main document, it is expected to be available in 2020)</u>

This document does not relieve the supplier of their responsibility to meet their own company's internal qualification program. Additionally, this document does not relieve the supplier from meeting any user requirements outside the scope of this document. In this document, "user" is defined as any company developing or using an optoelectronic semiconductor part in production. The user is responsible to confirm and validate all qualification and assessment data that substantiates conformance to this document.

#### 1.1 Purpose

The purpose of this <u>document</u> is to determine that a part is capable of passing the specified stress tests and thus can be expected to give a certain level of quality / reliability in the application.

#### 1.2 Reference Documents

Current revision of the referenced documents will be in effect at the date of agreement to the qualification plan. Subsequent qualification plans will automatically use updated revisions of these referenced documents.

#### 1.2.1 Automotive

AEC-Q001 Guidelines for Part Average Testing

AEC-Q002 Guidelines for Statistical Yield Analysis

AEC-Q005 Pb-Free Test Requirements

SAE/USCAR-33 Specification for testing LED Modules

ZVEI Guideline for Customer Notifications of Product and/or Process Changes (PCN) of Electronic Components specified for Automotive Applications

The following document from AEC-Q101 is respectively valid also for qualification of optoelectronic semiconductors according to AEC-Q102:

AEC-Q101-005 Electrostatic Discharge Test - Charged Device Model

**Component Technical Committee** 

#### 1.2.2 Industrial

JEDEC JESD-22 Reliability Test Methods for Packaged Devices

J-STD-002 Solderability Tests for Component Leads, Terminations, Lugs, Terminals and Wires.

JESD51-50 Overview of Methodologies for the Thermal Measurement of Single- and Multi-Chip Single- and Multi-PN Junction Light-Emitting Diodes (LEDs)

JESD51-51 Implementation of the Electrical Test Method for the Measurement of Real Thermal Resistance and Impedance of Light-Emitting Diodes with Exposed Cooling

JESD51-52 Guidelines for Combining CIE 127-2007 Total Flux Measurements with Thermal Measurements of LEDs with Exposed Cooling Surface

ANSI/ESDA/JEDEC JS-001 Human Body Model (HBM) - Component Level

IEC 60068-2-43 Hydrogen sulphide test for contacts and connections

IEC 60068-2-20 Test methods for solderability and resistance to soldering heat of devices with leads

IEC 60068-2-58 Test methods for solderability, resistance to dissolution of metallization and to soldering heat of surface mounting devices (SMD)

IEC 60068-2-60 Flowing mixed gas corrosion test

#### 1.2.3 Military

MIL-STD-750-1 Environmental Test Methods for Semiconductor Devices MIL-STD-750-2 Mechanical Test Methods for Semiconductor Devices

#### 1.2.4 Other

IATF 16949 <u>Quality management system requirements for automotive production and relevant service parts organizations</u>

#### 1.3 Definitions

#### 1.3.1 AEC-Q102 Qualification

Successful completion and documentation of the test results from requirements outlined in this document allows the supplier to claim that the part is "AEC-Q102 qualified". The supplier, in agreement with the user, can perform qualification at sample sizes and conditions less stringent than what this document requires. However, that part cannot be considered "AEC-Q102 qualified" until such time that the unfulfilled requirements have been successfully completed.

For ESD, it is highly recommended that the passing voltage be specified in the supplier datasheet with a footnote on any pin exceptions. Note that there are no "certifications" for AEC-Q102 qualification and there is no certification board run by AEC to qualify parts.

The minimum temperature range for optoelectronic semiconductors per this <u>document</u> shall be -40°C up to the maximum operating temperature defined in the part specification.

#### 1.3.2 Approval for Use in an Application

"Approval" is defined as the user's approval for use of a part in their application. The user's method of approval is beyond the scope of this document.

**Component Technical Committee** 

#### 1.3.3 Terminology

In this document, "part" refers to the same entity as would "device" or "component" that is a singulated light emitting diode (containing one or multiple dies), photo diode, photo transistor, etc., with a packaged die or an unpackaged die with solderable terminations for board attachment. It can be designed in various ways, sometimes using an integrated protection device for electrostatic discharge (e.g., ESD-diode). Not meant for bare die, needing an additional connection step (e.g., wire bonding of top contact) after the soldering process.




Figure 1a: Examples of Light Emitting Diodes




Figure 1b: Examples of Laser Components

**Note:** The term "laser component" within this <u>document</u> includes an assembled singular pure laser die as well as an assembled combination of laser die, collimator, and converter.

#### 2. GENERAL REQUIREMENTS

#### 2.1 Precedence of Requirements

In the event of conflict in the requirements of this <u>document</u> and those of any other documents, the following order of precedence applies:

- a. The purchase order
- b. The individual agreed upon part specification
- c. This document
- d. The reference documents in Section 1.2 of this document
- e. The supplier's data sheet

For the part to be considered qualified per this <u>document</u>, the purchase order and/or individual part specification cannot waive or detract from the requirements of this document.

**Component Technical Committee** 

#### 2.2 The Use of Generic Data to Satisfy Qualification and Re-qualification Requirements

The use of generic (family) data to simplify the qualification/re-qualification process is encouraged. To be considered, the generic data must be based on the following criteria:

- a. Part qualification requirements listed in Table 2.
- b. Matrix of specific requirements associated with each characteristic of the part and manufacturing process as shown in Table 3a-c.
- c. Definition of family guidelines established in Appendix 1.
- d. Represent a random sample of the normal population.
- e. Use of high risk parts within a product/process family.

Appendix 1 defines the criteria by which parts are grouped into a qualification family for the purpose of considering the data from all family members to be equal and generically acceptable to the qualification of the part in question.

With proper attention to these qualification family guidelines, information applicable to other parts in the family can be accumulated. This information can be used to demonstrate generic reliability of a part family and minimize the need for part-specific qualification test programs. This can be achieved through qualification of a range of parts representing the "four corners" of the qualification family (e.g., highest/lowest current, minimum/maximum amount of dies, etc.). Sources of generic data should come from supplier-certified test labs, and can include internal supplier's qualifications, user-specific qualifications and supplier's in-process monitors. The generic data to be submitted must meet or exceed the test conditions, sample size and number of lots specified in Table 2.

Table 1 provides guidelines showing how the available part test data may be applied to reducing the number of lots required for qualification. <u>Parametric verification</u> to the individual user part specification must be performed for each part submission, generic characterization data is not allowed. Whenever appropriate generic data can be used, the supplier has to give a rationale to the user(s). **The user(s)** will be the final authority on the acceptance of generic data in lieu of specific part test data.

Part Information	Lot Requirements for Qualification
New part, no applicable generic data.	Lot and sample size requirements per Table 2.
A part in a family is qualified. The part to be qualified is less complex and meets the Family Qualification Definition per Appendix 1.	Only part specific tests as defined in Section 4.2 are required. Lot and sample size requirements per Table 2 for the required tests.
A new part that has some applicable generic data.	Review <u>Section 2.2 above</u> to determine required tests from Table 2. Lot and sample sizes per Table 2 for the required tests.
Part process change.	Review Tables 3a-c to determine which tests from Table 2 should be considered. Lot and sample sizes per Table 2 for the required tests.
Qualification/Requalification involving multiple sites or families	Refer to Appendix 1, Section 3.

Table 1: Part Qualification/Re-qualification Lot Requirements

**Component Technical Committee** 

Table 2 defines a set of qualification tests that must be considered for both new part qualifications and re-qualification associated with a design or process change.

Tables 3a-c define a matrix of appropriate qualification tests that must be considered for any changes proposed for the part. Tables 3a-c are the same for both new processes and requalification associated with a process change. This table is a superset of tests that the supplier and the user should use as a baseline for discussion of tests that are required for the qualification/requalification in question. It is the supplier's responsibility to present and document rationale for why any of the highlighted tests need not be performed.

#### 2.3 Test Samples

#### 2.3.1 Lot Requirements

Lot requirements are designated in Table 2, herein. <u>If more than one lot is required, all lots have to be chosen randomly (when possible) from die manufacturing and assembly.</u>

#### 2.3.2 Production Requirements

All qualification parts shall be produced on tooling and processes at the manufacturing site that will be used to support part deliveries at projected production volumes.

#### 2.3.3 Reusability of Test Samples

Parts that have been used for nondestructive qualification tests may be used to populate other qualification tests. Parts that have been used for destructive qualification tests may not be used any further except for engineering analysis.

#### 2.3.4 Sample Size Requirements


Sample sizes used for qualification testing and/or generic data submission must be consistent with the specified minimum sample sizes and acceptance criteria in Table 2. If the supplier elects to submit generic data for qualification/requalification, the specific test conditions and results must be reported. Existing applicable generic data should first be used to satisfy these requirements and those of Section 2.2 for each test requirement in Table 2. Part specific qualification testing should be performed if the generic data does not satisfy these requirements.

The supplier must perform any combination of the specific part to be qualified and/or an acceptable generic part(s) that totals a minimum of pieces as defined in Table 2.

#### 2.3.5 Time Limit for Acceptance of Generic Data

There are no time limits for the acceptability of generic data as long as the appropriate reliability data is submitted to the user for evaluation. Use the diagram below for appropriate sources of reliability data that can be used. This data must come from the specific part or a part in the same qualification family, as defined in Appendix 1. Potential sources of data could include any <u>user</u> specific data (withhold <u>user's</u> name), process change qualification, and periodic reliability monitor data (see Figure 2).

**Component Technical Committee** 



**Note:** Some process changes may affect the use of generic data such that data obtained before these types of changes will not be acceptable for use as generic data.

Figure 2: Generic Data Time Line

#### 2.3.6 Assembly on Test Boards

If the parts have to be mounted on test boards, the supplier shall make an appropriate choice of process and materials, which shall be documented in the test report.

It is recommended to prove the quality of the interconnection by adequate methods (e.g., X-ray, Rth measurement, Vf measurement, etc.) prior to stress testing.

#### 2.3.7 Pre- and Post-Stress Test Requirements

Electrical and optical parameters as defined in Appendix 5 have to be measured before and after the stress testing at the nominal test conditions as mentioned in the appropriate part specification. For LEDs and laser components, the forward voltage has to be measured also at the minimum (or lower) and maximum specified drive current. If no minimum drive current is specified, 10% of the nominal current or ≤1mA should be chosen. For photodiode and phototransistor components the reverse dark current has to be measured at specified reverse voltage as mentioned in the appropriate part specification.

All pre- and post-stress test parts must be tested to the electrical characteristics defined in the individual user part detail specification at room temperature.

In addition, a simple functioning/no functioning test (e.g., LEDs: light/no light, photodiode: open/short) at minimum and maximum allowed temperature (with an allowed tolerance of +/- 5°) according to the manufacturer datasheet is mandatory for the following stress tests: WHTOL/H³TRB, TC, PTC/IOL, CA-VVF-MS, H2S and FMG

**Component Technical Committee** 

The functioning/no functioning test is not applicable for laser components without casting (e.g., hermetic metal can (TO)) and pulse laser components with multiple bond wire operated at high currents. For all other laser components, the functioning/no functioning test can simply be verified by an open/short check below threshold.

The functioning/no functioning test for photodiodes can be verified by a simple open/short check.

The functioning/no functioning test for phototransistors can be verified by using a simple pragmatic illumination (e.g., bulb, torch). No quantitative results needed.

The functioning/no functioning test must only be done after the stress tests. It is not necessary for intermediate read-outs.

Alternatively, a failure detection during stress testing is possible.

#### 2.4 Definition of Test Failure after Stressing

Test failures are defined as parts exhibiting any of the following criteria:

- a. Parts not meeting the electrical and optical test limits defined in the part specification. Minimum test parametric requirements shall be as specified in Appendix 5.
- b. Parts not remaining within  $\pm x\%$  (as defined in Appendix 5) of the initial reading of each test after completion of environmental testing. Parts exceeding these requirements must be justified by the supplier and approved by the user. For leakages below 100nA, tester accuracy may prevent a post stress analysis to initial reading.
- c. Any part exhibiting physical damage attributable to the environmental test (migration, corrosion, mechanical damage, delamination, other). <u>For detection use optical microscope having magnification capability of up to 50X.</u> Note that some physical damage may mutually be agreed by the supplier and the <u>user</u> as only <u>non-functional</u> defect with no effect on the <u>part</u>.

If the cause of failure is agreed (by the manufacturer and the user) to be due to mishandling, interconnect to the test board, ESD or some other cause unrelated to the test conditions, the failure shall be discounted <u>after failure analysis</u>, but reported as part of the data submission. <u>Nevertheless, it is necessary that as many parts passed the tests as defined for the sample size in Table 2. That's why it is recommended to start the test with more samples than needed and/or choose an appropriate test board. If testing more samples than required and at least one part failed, this must be reported.</u>

#### 2.5 Criteria for Passing Qualification/Re-qualification

Passing all appropriate qualification tests specified in Table 2, either by performing the tests (acceptance of zero failures using the specified minimum sample size) on the specific part or demonstrating acceptable family generic data (using the family definition guidelines defined in Appendix 1 and the total required lot and sample sizes), qualifies the part per this document.

Parts that have failed the acceptance criteria of tests required by this document require the supplier to satisfactorily determine root cause, <u>implement and verify</u> the corrective action to assure the user that the failure mechanism is understood and contained. The part shall not be considered as passing stresstest qualification until the root cause of the failure is determined and the corrective and preventive actions are confirmed to be effective. New samples or data may be requested to verify the corrective action. If generic data contains any failures, the data is not usable as generic data unless the supplier

**Component Technical Committee** 

has <u>verified</u> corrective action for the failure condition. <u>In any case, communication between the supplier</u> and the user is required to determine validity of the corrective action.

It is strongly recommended to conduct deeper analysis to detect potential component weakness on tested parts that produce behavior or responses that are outside its sampling population, even if those parts are still marginally within acceptance criteria.

Any unique reliability tests or conditions requested by the user and not specified in this document shall be agreed upon between the supplier and the user requesting the test, <u>it</u> will not preclude a part from passing stress-test qualification as defined by this document.


#### 2.6 Alternative Testing Requirements

Any deviation from the test requirements and conditions listed in Table 2 are beyond the scope of this document. Deviations (e.g., accelerated test methods) must be demonstrated to the AEC for consideration and inclusion into future revisions of this document.

See Appendix 7: Guideline on Relationship of Robustness Validation to AEC-Q102 for more information.

#### 2.7 Temperature Measuring Position

For SMD parts,  $T_{solder}$  is defined as the temperature measured at the hottest solder connection between the part and the board used for assembly (see Figure 3). For some parts types like "Chip on Board LED" or leaded laser components, other assembly methods like screwing or clinching are used. In this case,  $T_{solder}$  can be replaced by  $T_{case}$  measured at an appropriate position of the part (see Figure 3). Measuring  $T_{solder}$  directly during stress testing may be very difficult for some package designs. In this case, an appropriate position to measure  $T_{board}$  instead might be chosen. The position of the  $T_{board}$  measurement should be chosen in the way that the thermal resistance to the  $T_{solder}$  position is as low as possible. The supplier has to define and provide the used definition. In addition, the supplier has to provide the measured or calculated  $T_s$  and  $T_j$  (see Appendix 4). Note, that actual measured temperatures may deviate from the specified temperature because of additional thermal resistance of the used test setup.






Figure 3: Definition of  $T_{ambient}$ ,  $T_{solder}$ ,  $T_{case}$  and  $T_{junction}$ . For different LED designs, the definition of the measuring points must be done respectively.

**Component Technical Committee** 

#### 3. QUALIFICATION AND REQUALIFICATION

#### 3.1 Qualification of a New Part

Stress test requirements and corresponding test conditions for a new part qualification are listed in Table 2. For each qualification, the supplier must present data for all of these tests (see Appendix 4), whether it is stress test results on the specific part or acceptable generic family data. A review is to be made of other parts in the same generic family to ensure that there are no common failure mechanisms in that family. Justification for the use of generic data, whenever it is used, must be demonstrated by the supplier and approved by the user. For each part qualification, the supplier must also present a Certificate of Design, Construction and Qualification to the requesting user. See Appendix 2.

#### 3.2 Re-qualification of a Changed Part

Re-qualification of a part is required when the supplier makes a change to the product and/or process that impacts (or could potentially impact) the form, fit, function, quality and/or reliability of the part (see Tables 3a-c for guidelines).

#### 3.2.1 Process Change Notification

<u>In addition to Tables 3a-c, the supplier will meet mutually agreed upon requirements for product/process changes.</u>

#### 3.2.2 Changes Requiring Re-qualification

As a minimum, any change to the product, as defined above, requires performing the applicable tests listed in Table 2, using Tables 3a-c to determine the re-qualification test plan. Tables 3a-c should be used as a guide for determining which tests need to be performed.

#### 3.2.3 Criteria for Passing Requalification

All requalification failures shall be analyzed for root cause, with corrective and preventive actions established as required. The part and/or qualification family may be granted "qualification status" if, as a minimum, proper containment is demonstrated and approved by the user with corrective and preventive actions established and verified, normally via requalification and rerun the failing test until it successfully passes.

#### 3.2.4 User Approval

A change may not affect a part's specification but may affect its performance in an application. Individual user authorization of a process change shall be based on a contract between the supplier and the user and is outside the scope of this document.

#### 3.3 Qualification Test Plan

The supplier and the user may agree mutually on a signed Qualification Test Plan as soon as possible after supplier's selection for new parts, and at the time of notification (see Section 3.2.2) prior to process changes. The Qualification Test Plan, as defined in Appendix 3, shall be used to provide a consistent method of documentation supporting what testing will be performed as required by Tables 2 & 3a-c.

**Component Technical Committee** 

#### 4 QUALIFICATION TESTS

#### 4.1 General Tests

Test details are given in Table 2. Not all tests apply to all parts. For example, certain tests apply only to uncasted parts. The applicable tests for the particular part type are indicated in the "Note" column and the "Additional Requirements" column of Table 2. The "Additional Requirements" column of Table 2 also serves to highlight test requirements that supersede those described in the referenced test. Any unique qualification tests or conditions requested by the user and not specified in this document shall be negotiated between the supplier and user requesting the test.

#### 4.2 Part Specific Tests

The following tests must be performed on the specific part (i.e., family data is not allowed for these tests):

- a. Electrostatic Discharge Characterization (Table 2, Test <u>E3</u> & <u>E4</u>)
- b. Parametric Verification (Table 2, Test <u>E2</u>) The supplier must demonstrate that the part is capable of meeting parametric limits detailed in the individual user part specification.

#### 4.3 Data Submission Format

A data summary shall be submitted as defined in Appendix 4. Raw data with a graphical presentation shall be submitted to the individual user upon request. All data and documents (e.g., justification for non-performed tests, etc.) shall be maintained by the supplier in accordance with <a href="IATF">IATF</a> 16949 requirements.

#### 4.4 Requirements for Testing Pb-free Components

The supplier shall follow the requirements of AEC-Q005 Pb-Free Test Requirements for all parts whose plating material on the leads/terminations contains <1000ppm by weight of lead (Pb).

#### 4.5 Notes for Testing Laser Components

For laser components in on/off operation, condensation on the light emitting surface can lead to permanent damage of the laser component.

Special care has to be taken, that no current spikes (even very short ones) occur during operation and testing. Possible reasons could be inappropriate power supplies or damaged test boards. Current spikes can easily lead to COD (Catastrophic Optical Damage).

Laser components may be operated in ACC (Automatic Current Control) mode or also APC (Automatic Power Control) mode. The additional requirements in Table 2 and the failure criteria in Appendix 5 mention only the ACC mode. Nevertheless, if the laser component is intended for APC mode, it is allowed to substitute "current" with "power" respectively.

In addition, laser components can be operated in constant mode or pulsed mode. In this document the term "pulsed operated" is used only for laser components, designed for and operated with very short pulse length, typically ns to ps (e.g., used for LIDAR applications). Here, the electrical driver unit typically has to be very close to the laser component (i.e., inside the climatic chamber). If the electrical driver unit is in the package itself, consider AEC-Q102-003 for optoelectronic multichip modules. Note that many electrical driver units may not withstand extended operation under these conditions.

For laser components with longer pulse length, typically ms and above, the tests used for laser components with constant mode operation apply in this document.




Figure 4: Q102 Stress Test Flowchart

**Table 2: Qualification Test Methods** 

				TEST GRO	JP A – A	CCELERA	TED ENVIRONMENT	<u> STRESS TESTS</u>
#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
<u>A1</u>	Pre-conditioning	PC	G, S	SMD qualification parts at least before Test <u>A2a-c, A3a-b,</u> & <u>A4</u>		0 <u>Fails</u>	JEDEC JESD22-A113	Performed on surface mount parts (SMDs) at least prior to Test A2a-c, A3a-b & A4. Where applicable, preconditioning level and Peak Reflow Temperature must be reported when preconditioning and/or MSL is performed. Any replacement of parts must be reported. Use soldering profile according to part specification with:  - max. allowed peak temperature - max. allowed time at peak temperature within -5°C - max. allowed time over liquidus temperature - max. allowed ramp-up temperature gradient - max. allowed ramp-down temperature gradient (absolute value)  TEST before (Alternatively production test data can be used to ensure use of non-defective parts for PC) and after PC.
A2a	Wet High Temperature Operating Life	WHTOL 1	D, G, X, Y	26	3	0 <u>Fails</u>	JEDEC JESD22-A101	Only for LEDs and laser components.  PC before WHTOL1.  Duration 1000 h at Tambient = 85 °C / 85% RH with maximum drive current according to derating curve defined in the part specification. Pulse operated laser components shall be operated at maximum stress condition (pulse current, pulse width & duty-cycle) according to part specification. Operated with power cycle 30 min on / 30 min off. LEDs and laser components using multiple emitters (e.g., RGB) must be operated with all emitters driven simultaneously.  TEST before and after WHTOL1. DPA after WHTOL1.

<b>Automotive El</b>	ectronics (	Council	
----------------------	-------------	---------	--

**Table 2: Qualification Test Methods (continued)** 

			TEST (	GROUP A -	ACCELE	RATED EN	NVIRONMENT STRE	SS TESTS (CONTINUED)
#	STRESS	ABV	NOTES	SAMPLE SIZE /LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
<u>A2b</u>	Wet High Temperature Operating Life	WHTOL 2	D, G, X, Y	26	3	0 <u>Fails</u>	JEDEC JESD22-A101	Only for LEDs and CW laser components, not for pulsed operated laser components.  PC before WHTOL2.  Duration 1000 h at Tambient = 85 °C / 85% RH with minimum drive current according to part specification. If no minimum rated drive current is specified, a drive current shall be chosen not to exceed a rise of 3 K for Tjunction.  CW laser components shall be operated below threshold to avoid heating of the laser die. LEDs and laser components using multiple emitters (e.g., RGB) must be operated with all emitters driven simultaneously.  TEST before and after WHTOL2. DPA after WHTOL2.
<u>A2c</u>	High Humidity High Temperature Reverse Bias	H³TRB	D, G, Z	26	3	0 <u>Fails</u>	JEDEC JESD22-A101	Only for photodiodes and phototransistors.  PC before H³TRB.  Duration 1000 h at Tambient = 85 °C / 85% RH operated with continuous reverse bias:  Photodiodes: Vr = 0.8x maximum rated reverse voltage defined in part specification.  Phototransistors: Vce = 0.8x maximum rated collector emitter voltage defined in part specification.  Maximum specified power dissipation according to derating curve. No light exposure.  TEST before and after H³TRB. DPA after H³TRB.

Automotive Electronics Council ————————————————————————————————————	
---	--

**Table 2: Qualification Test Methods (continued)** 

			TEST (	GROUP A -	ACCELE	RATED EN	NVIRONMENT STRE	SS TESTS (CONTINUED)
#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
<u>A3</u>	Power Temperature Cycling	PTC	D, G, X,	26	3	0 <u>Fails</u>	JEDEC JESD22-A105	Only for LEDs and laser components.  PC before PTC.  Duration 1000 temperature cycles with maximum drive current according to derating curve specified in part specification at maximum T <sub>solder</sub> . For maximum temperature choose:  PTC condition 1: max T <sub>solder</sub> = 85 °C  PTC condition 2: max T <sub>solder</sub> = 105 °C  PTC condition 3: max T <sub>solder</sub> = 125 °C  PTC condition should be chosen closest to the operating temperature range within the appropriate part specification.  Minimum temperature (during power off) as specified in part specification. Operated with power cycle 5 min on / 5 min off.  PTC condition shall be mentioned in the test report.  Pulse operated laser components shall be operated at maximum stress condition (pulse current, pulse width & duty-cycle) according to part specification. LEDs and laser components using multiple emitters (e.g., RGB) must be operated with all emitters driven simultaneously. For use within special application; a longer test duration may be needed to ensure reliability over application lifetime. For details, see Appendix 7a "Reliability Validation for LEDs".  TEST before and after PTC. DPA after PTC.  Additionally, for hermetic packages only: HER after PTC.

<b>Automotive Electronics</b>	Council	
-------------------------------	---------	--

**Table 2: Qualification Test Methods (continued)** 

			TEST	GROUP A -	ACCELE	RATED EN	IVIRONMENT STRE	SS TESTS (CONTINUED)
#	STRESS	ABV	NOTES	SAMPLE SIZE /LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
A3b	Intermittent Operational Life	IOL	D, G, Z	26	3	0 <u>Fails</u>	MIL-STD-750-1 Method 1037	<ul> <li>Only for photodiodes and phototransistors.</li> <li>Only to be performed if enough power can be generated to achieve ΔT<sub>J</sub> ≥ 60 °C.</li> <li>Operated at T<sub>ambient</sub> = 25 °C with light exposure and:         <ul> <li>Photodiodes: Vr = maximum rated reverse voltage defined in part specification.</li> <li>Phototransistors: Vce = maximum rated collector emitter voltage defined in part specification.</li> </ul> </li> <li>but not to exceed absolute maximum ratings.         <ul> <li>Number of cycles required: 60000/(x+y) with:</li> <li>x = the minimum amount of minutes it takes for the part to reach the required ΔT<sub>J</sub> from ambient temperature.</li> <li>y = the minimum amount of minutes it takes for the part to cool to ambient temperature from required ΔT<sub>J</sub>.</li> </ul> </li> <li>TEST before and after IOL. DPA after IOL.</li> <li>Additionally, for hermetic packages only: HER after IOL.</li> </ul>
<u>A4</u>	Temperature Cycling	тс	D, G	26	3	0 <u>Fails</u>	JEDEC JESD22-A104	PC before TC.  Duration 1000 cycles. Minimum soak & dwell time 15 min.  Minimum and maximum temperature as specified in part specification. The supplier may use the following recommended standardized conditions if they exceed or are equal to the storage temperature according to the appropriate part specification:  TC condition 1: max T <sub>solder</sub> = 85 °C  TC condition 2: max T <sub>solder</sub> = 100 °C  TC condition 3: max T <sub>solder</sub> = 110 °C  TC condition 4: max T <sub>solder</sub> = 125 °C  TC condition 5: max T <sub>solder</sub> = 150 °C  TC condition and transfer time shall be mentioned in the test report.  TEST before and after TC. DPA after TC.  Additionally, for hermetic packages only: HER after TC.

Δ	utomo	tive	Flectr	onics	Coun	cil .
$oldsymbol{\Gamma}$	utonic	LIVE	LIGGLI	UIIIGS	COUIT	CII -

**Table 2: Qualification Test Methods (continued)** 

					TEST G	ROUP B -	- ACCELE	RATED LIFETIME ST	TRESS TESTS
	#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
Ē	<u>31a</u>	High Temperature Operating Life	HTOL1	D, G, X, Y	26	3	0 <u>Fails</u>	JEDEC JESD22-A108	Only for LEDs and laser components.  Duration 1000 h at maximum specified T <sub>solder</sub> . For LED and CW laser components, choose corresponding maximum drive current according to derating curve defined in the part specification. Test B1a is equivalent to B1b if no derating.  Pulse operated laser components shall be operated at maximum stress condition (pulse current, pulse width & duty-cycle) according to part specification. LEDs and laser components using multiple chips (e.g., RGB) must be operated with all emitters driven simultaneously. For use within special application; a longer test duration may be needed to ensure reliability over application lifetime. For details, see Appendix 7a "Reliability Validation for LEDs".  TEST before and after HTOL1. DPA after HTOL1.
<u>E</u>	31b	High Temperature Operating Life	HTOL2	D, G, X,	26	3	0 <u>Fails</u>	JEDEC JESD22-A108	Only for LEDs and CW laser component, not for pulsed operated laser components. Duration 1000 h at maximum specified drive current. Choose maximum corresponding Tsolder according to derating curve defined in the part specification. Test B1b is equivalent to B1a if no derating. LEDs and laser components using multiple emitters (e.g., RGB) must be operated with all emitters driven simultaneously. For use within special application; a longer test duration may be needed to ensure reliability over application lifetime. For details, see Appendix 7a "Reliability Validation for LEDs".  TEST before and after HTOL2. DPA after HTOL2.

**Table 2: Qualification Test Methods (continued)** 

			<u>TE</u> S	ST GROUP B	- ACCE	LERATED	LIFETIME STRESS	TESTS (CONTINUED)
#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
B1c	High Temperature Reverse Bias	нткв	D, G, Z	26	3	0 <u>Fails</u>	JEDEC JESD22-A108	Only for photodiodes and phototransistors.  Duration 1000 h at maximum specified T <sub>solder</sub> (equivalent to T <sub>ambient</sub> because no self-heating if no light exposure).  Operated with continuous reverse bias:  • Photodiodes: Vr = maximum rated reverse voltage defined in part specification.  • Phototransistors: Vce = maximum rated collector emitter voltage defined in part specification.  No light exposure. Light exposure only required for Avalanche Photo Diodes.  TEST before and after HTRB.  * Note: Older parts, qualified according to AEC-Q101 up to rev. C, have been qualified with 0.8x maximum rated reverse / collector emitter voltage.
<u>B2</u>	Low Temperature Operating Life	LTOL	D, G, X	26	3	0 <u>Fails</u>	JEDEC JESD22-A108	Only for laser components.  Duration 500 h at T <sub>ambient</sub> = min.  For CW laser components choose corresponding maximum drive current according to derating curve defined in the part specification. Pulse operated laser components shall be operated at maximum stress condition (pulse current, pulse width & duty-cycle) according to part specification. Operated with power cycle 5 min on / 5 min off. If the minimum temperature cannot be reached at the solder point, a longer cycle time is requested.  TEST before and after LTOL.
<u>B3</u>	Pulsed Life	PLT	D, G, X, Y	26	3	0 <u>Fails</u>	JEDEC JESD22-A108	Only for LEDs and laser component operated in constant mode but in addition designed for pulsed operation with longer pulse length, typically ms and above. Not for pulsed operated laser components.  Duration 1000 h at T <sub>solder</sub> = 55 °C (T <sub>solder</sub> = 25 °C for interior LEDs alternatively possible).  Operated with pulse width 100 µs and duty cycle 3%.  Maximum pulse height according to part's specification. LEDs and laser components using multiple emitters (e.g., RGB) must be operated with all emitters driven simultaneously.  TEST before and after PLT.

**Table 2: Qualification Test Methods (continued)** 

				TEST GI	ROUP C	- PACKAC	SE ASSEMBLY INTE	GRITY TESTS
#	STRESS	ABV	NOTES	SAMPLE SIZE /LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
<u>C1</u>	Destructive Physical Analysis	DPA	D, G	2 (for each test)	1	0 <u>Fails</u>	Appendix 6	Random sample of parts that have successfully completed <u>TC.</u> PTC/IOL, <u>HTOL, WHTOL/H³TRB, H2S, and FMG.</u> (2 samples each). <u>Provide also reference pictures.</u>
<u>C2</u>	Physical Dimension	PD	N, G	10	3	0 <u>Fails</u>	JEDEC JESD22-B100	Verify physical dimensions to the applicable user part packaging specification for dimensions and tolerances.
<u>C3</u>	Wire Bond Pull	WBP	D, G, W, E	10 bonds from min of 5 parts	3	0 <u>Fails</u>	MIL-STD-750-2 Method 2037	Data may be provided within PPAP (C <sub>pk</sub> > 1.67).
<u>C4</u>	Wire Bond Shear	WBS	D, G, W, E	10 bonds from min of 5 parts	3	0 <u>Fails</u>	JESD22-B116	Data may be provided within PPAP (C <sub>pk</sub> > 1.67). <u>Acceptance</u> criteria: (minimum shear force value ÷ ball bond area) ≥ 61N/mm² or 4gf/mil².
<u>C5</u>	Die Shear	DS	D, G	5	3	0 <u>Fails</u>	MIL-STD-750-2 Method 2017	Data may be provided within PPAP (C <sub>pk</sub> > 1.67).
<u>C6</u>	Terminal Strength	TS	D, G, L	10	3	0 <u>Fails</u>	MIL-STD-750-2 Method 2036	Evaluate lead integrity of through hole leaded parts only.
<u>C7</u>	Dew	DEW	D, G <u>, X,</u> <u>Y</u>	26	အ	0 <u>Fails</u>	AEC-Q102-001	Only for LEDs and laser components, not for hermetic packages.  Operated with minimum drive current according to part specification. If no minimum rated drive current is specified, a drive current shall be chosen not to exceed a rise of 3 K for T <sub>junction</sub> . CW laser components shall be operated below threshold to avoid heating of laser components die. For pulse laser components no power operation or operating at maximum stress is recommended. LEDs and laser components using multiple emitters (e.g., RGB) must be operated with all emitters driven simultaneously.  TEST before and after DEW.

**Table 2: Qualification Test Methods (continued)** 

			<u>TE</u> :	ST GROUP (	– PACK	AGE ASS	EMBLY INTEGRITY	TESTS (CONTINUED)
#	STRESS	ABV	NOTES	SAMPLE SIZE /LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
<u>C8</u>	Resistance to Solder Heat	RSH (-wave)	D, G	10	3	0 Fails	Lead containing devices <u>per</u> JESD22-B106 Lead (Pb)-free devices <u>per</u> AEC- Q005	No separate RSH (-reflow) test needed because already covered by test A1 (Pre-conditioning). Only for through hole leaded parts and if the supplier declared the part to be solderable by wave soldering. TEST before and after RSH. Additionally, for hermetic packages only: HER after RSH.
<u>C9</u>	Thermal Resistance	TR	D, G	10	1	0 <u>Fails</u>	JEDEC JESD51-50 JESD51-51 JESD51-52	For LEDs and laser components. For photodiodes and phototransistor only if enough power can be generated to achieve $\Delta T_J \ge 60$ °C.  Measure thermal resistance according to JESD51-50, JESD51-51, and JESD51-52 to assure specification compliance.
<u>C10</u>	Solderability	SD	D, G	10	3	0 <u>Fails</u>	JEDEC J-STD-002  or  IEC 60068-2-58 (SMD)  IEC 60068-2-20 (Through hole)	Preconditioning / accelerated ageing required. Use 155°C dry heat for 4 hours (JEDEC J-STD-002 condition category E or IEC 60068-2-20 ageing 3a).  For SMD use:  - JEDEC J-STD-002: test S1 - surface mount process simulation or or IEC 60068-2-58: method 2 - reflow  The supplier shall provide a detailed test report on request.
<u>C11</u>	Whisker Growth	WG	G	see test method	see test method	see test method	AEC-Q005	Only for parts with Sn-based lead finishes.  Test to be done on a family basis (plating metallization, lead configuration).

<b>Automotive</b>	<b>Electronics</b>	Council	
Automotive	Liectionics	Council	

Table 2: Qualification Test Methods (continued)

			<u>TE</u> :	ST GROUP C	- PACK	AGE ASS	EMBLY INTEGRITY	TESTS (CONTINUED)
#	STRESS	ABV	NOTES	SAMPLE SIZE /LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
<u>C12</u>	Hydrogen Sulphide	H2S	D, G	26	3	0 <u>Fails</u>	IEC 60068-2-43	Corrosion class A: (preferred) Duration 336 h at 40 °C and 90% RH.  H <sub>2</sub> S concentration: 15ppm Corrosion class B: (acceptable for some application) Duration 500 h at 25 °C and 75% RH.  H <sub>2</sub> S concentration: 10ppm The corrosion class has to be mentioned clearly in the test report.  No corrosion allowed. If the supplier can show by means of additional testing or analysis that the corrosion has no impact on product reliability and lifetime, the device may be considered as passed. Nevertheless, the corrosion has to be mentioned within the test report. Details of additional testing or analysis have to be provided to the user if requested.  TEST before and after H2S. DPA after H2S.
<u>C13</u>	Flowing Mixed Gas	FMG	D, G	26	3	0 <u>Fails</u>	IEC 60068-2-60 Test method 4	Duration 500 h at 25 °C and 75% RH.  H <sub>2</sub> S concentration: 10ppb  SO <sub>2</sub> concentration: 200ppb  NO <sub>2</sub> concentration: 200ppb  Cl <sub>2</sub> concentration: 10ppb  No corrosion allowed. If the supplier can show by means of additional testing or analysis that the corrosion has no impact on product reliability and lifetime, the device may be considered as passed. Nevertheless, the corrosion has to be mentioned within the test report. Details of additional testing or analysis have to be provided to the user if requested.  TEST before and after FMG. DPA after FMG.
<u>C14</u>	Board Flex	<u>BF</u>	<u>D, G, S</u>	<u>10</u>	<u>3</u>	<u>0 Fails</u>	AEC-Q102-002	Not for through-hole leaded parts.  If the electrical testing of a pulsed operated laser component is not possible because of a broken electronic circuit integrated on test board, it is sufficient to perform an electrical go/no go test only.

**Table 2: Qualification Test Methods (continued)** 

				TEST GF	ROUP E -	- ELECTR	O-OPTICAL VERIFIC	ATION TESTS
#	STRESS	ABV	NOTES	SAMPLE SIZE / LOT		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
<u>E0</u>	External Visual	EV	N, G	All qualificat submitted for except DPA	r testing	0 <u>Fails</u>	JEDEC JESD22-B101	Inspect part construction, marking and workmanship.
<u>E1</u>	Pre- and Post- Stress Electrical and Photometric Test	TEST	N, G	All qualificat tested pe requirement appropriat specifica	er the ts of the te part	0 <u>Fails</u>	Test is performed as specified in the applicable stress reference.	
<u>E2</u>	Parametric Verification	PV	Z	<u>26</u>	3 Note A	0 <u>Fails</u>	Individual AEC user specification	Test all parameters according to the <u>part</u> specification over the part temperature range to insure the <u>part</u> specification compliance.
<u>E3</u>	Electrostatic Discharge Human Body Model	НВМ	D	10	3	0 <u>Fails</u>	ANSI/ESDA/JEDEC JS-001	TEST before and after HBM.
<u>E4</u>	Electrostatic Discharge Charged Device Model	CDM	D, 1	10	3	0 <u>Fails</u>	AEC Q101-005	CDM may not be applicable for some packages. For more details, see Note 1.  TEST before and after CDM.

**Table 2: Qualification Test Methods (continued)** 

				TEST G	ROUP	G – CAVIT	Y PACKAGE INTEG	RITY TESTS
#	STRESS	ABV	NOTES	SAMPLE SIZE N		ACCEPT CRITERIA	TEST METHOD (current revision)	ADDITIONAL REQUIREMENTS
<u>G1</u>	Constant Acceleration	CA	D, G, U (seq1)	Sample si 10 pcs from each Items G1 thro are sequentia	3 <u>lots</u> ough <u>G4</u>	0 <u>Fails</u>	MIL-STD-750-2 Method 2006	2000 g-force (gravity units) for 1 minute. Stress shall be applied to each of three mutually perpendicular axes in plus and minus directions.  TEST before and after CA, alternatively TEST before CA and after MS only.  If the electrical testing of a pulsed operated laser component is not possible because of a broken electronic circuit, integrated on test board, it is sufficient to perform an electrical go/no go test only.
G2	Vibration Variable Frequency	VVF	D, G, U (seq2)	1 ,	eq4) sted	0 <u>Fails</u>	JEDEC JESD22-B103 <u>Condition 1</u>	TEST before and after VVF <u>, alternatively TEST before CA and after MS only</u> .
G3	Mechanical Shock	MS	D, G, U (seq3)	(See Note U	and H)	0 <u>Fails</u>	JEDEC JESD22- <u>B110</u>	1500 g's for 0.5 ms, 5 blows, 3 orientations.  TEST before and after MS, alternatively TEST before CA and after MS only.
G4	Hermeticity	HER	D, G, H (seq4)			0 <u>Fails</u>	JEDEC JESD22-A109	Fine and Gross leak test per individual user specification.

**Component Technical Committee** 

#### **LEGEND FOR TABLE 2**

#### Notes:

- A For parametric verification data, sometimes circumstances may necessitate the acceptance of only one lot by the user. Should a subsequent user decide to use a previous user's qualification approval, it will be the subsequent user's responsibility to verify an acceptable number of lots were used.
- D Destructive test, parts are not to be reused for qualification or production.
- E Ensure that each size wire is represented in the sample size.
- G Generic data allowed. See Section 2.2.
- L Required for leaded parts only.
- N Nondestructive test, parts can be used to populate other tests or they can be used for production.
- S Required for surface mount parts only.
- U Required only for uncasted parts. These are parts with (in terms of mechanical stress) critical subcomponents (e.g.: wire bonds), that are not surrounded and covered by rigid or flexible material (typically epoxy or silicone) to avoid free vibration. Items <u>G1</u> through <u>G4</u> are performed as a sequential test to evaluate mechanical integrity of packages containing internal cavities. Number in parentheses below notes indicates sequence.
- H Required for hermetic packaged parts only. Items <u>G1</u> through <u>G4</u> are performed as a sequential test to evaluate mechanical integrity of packages containing internal cavities. Number in parentheses below notes indicates sequence.
- W Required only for parts using internal wire bonds.
- X Required only for laser components.
- Y Required only for LED.
- Z Required only for photodiodes and phototransistors.
- 1 Small package consideration for CDM testing:
  - CDM testing of small packages is very challenging. The vacuum used to hold the package in place during testing <u>may</u> not <u>be</u> effective when the package is under a few square millimeters. (The same may apply for round shape parts.) The capacitance between the device under test and the field plate is also very small, which results in very fast CDM current pulses. These pulses have non-negligible peak currents but have very fast rise times and very narrow pulse widths, making the pulses impossible to measure with standard 1 GHz measurement systems. Additionally, the total charge within the pulses is so small that CDM failures of semiconductors in very small packages have seldom been seen. For these reasons, the testing of very small packages is often not performed (as agreed between the supplier and <u>the user</u>) due to the difficulty of testing and the very low chance of failure. Any device or package that could not be completely CDM stressed due to package size shall be recorded.

**Component Technical Committee** 

#### Tables 3a-c: Process Change Guidelines for the Selection of Tests

Tables 3a-c are based on the ZVEI "Guideline for Customer Notifications of Product and/or Process Changes (PCN) of Electronic Components specified for Automotive Applications" (DeQuMa), combined with Table 2 of this AEC-Q102 document.

Destructive Physical Analysis (see Appendix 6) has to be done after <u>TC</u>, PTC/IOL, <u>HTOL</u>, WHTOL / H³TRB, H2S, and FMG. <u>Provide also reverence pictures</u>.

Note: A letter or "•" indicates that performance of that stress test should be considered for the appropriate process change. Reason for not performing a considered test must be given in the qualification plan or results.

#### **LEGEND FOR TABLES 3a-c**

- A Not applicable for Ag plated devices (Ag intended to fail for this test)
- B Only if bond area/wirebond is changed/affected
- C Only if dopant/implantation material is changed
- D Only if dimensions are changing
- E Only if min/max values are changing
- F Sequence change only
- H Non epoxy casted devices only
- J Only for chip technology using wafer bonding
- K Not applicable for Au plated devices
- L Only if leadframe/substrate dimensions are changed
- M Only if metal composition is changed including sequence
- N Only for glued chips
- O Only if process is changing
- P Only if material properties are changed
- Q Only if glue components are changing
- R Only if marking technology changes
- S Only if floor life is affected
- T Only if board reliability is affected
- U Only if underfill is affected
- V Only for non-hermetic devices
- W Only if risk of corrosion is increasing
- Y Only for layer technology
- Z Only if conversion technology changes
- 1 Only if data sheet parameters are affected
- 2 Only if outer dimensions are critical
- 3 Only for leaded parts
- 4 Only for hermetic parts
- 5 Only for uncasted parts

# Automotive Electronics Council —— Component Technical Committee

**Table 3a: Process Change Guideline for LEDs** 

Table 2 test number	A2 a&b	A3a	A4	B1 a&b	В3	C2	СЗ	C4	C5	C6	<b>C7</b>	C8	C9	C10	C11	C12	C13	C14	E3 E4	G1	G2	G3	G4		
Name of test	Wet High temperatur Operating Life	Power Temperature Cycling	Temperature Cycling	High Temperature Operating Life	Pulse Life Test	Physical Dimensions	Wire Bond Pull	Wire Bond Shear	Die Shear	Terminal Strenght	Dew Test	Resistance to Solder Heat	Thermal Resistance	Solderability	Whisker Growth	Hydrogen Sulphide	Flow Mixed Gas Corosion	Board Flex	ESD Characterization	Constant Acceleration	Vibration Variable Frequency	Mechanical Shock	Hermeticity	Parameter-Analysis: Comparison of current with changed device	
Type of change	WHTOL	PTC	2	ΗО	PLT	PD	WBP	WBS	SO	TS	DEW	RSH	¥	SD	WG	H2S	FMG	描	НВМ/СDМ	Ą	WF	MS	HER	PA	Remarks
ANY																									
Any change with impact on agreed upon contractual agreements																									
Any change with impact on technical interface or processability/manufacturability of customer			т									S,T													
DATA SHEET																									
Change of datasheet parameters/electrical specification (min./max./typ. values) and/or Pulse/DC specification	E		Е	Е	Е							S	E						E					E	
Correction of data sheet																									Formalism since this is not a
Specification of additional parameters																								•	product change, any addtional information.
DESIGN																									
Design changes in epitaxy.	•	•	-	•	•						Н								•					•	TD might be considered for
Design changes in routing/layout.	•	•	•	•	•		В	В	D,M		М	•				М	М	•						•	TR might be considered for complex die bond technologies
Die shrink	•	•	•	•	•	_	В	B B	• D	3	D	•	L	Т		D	D	_	٠	5	-	-	4	•	
LED package (except leadframe)  Design of leadframe	•		•	•		•	В	В	D	3	U	•	•	T	2	D	U	•		5	5	5	4	•	
PROCESS - WAFER PRODUCTIO	N																								
New / change of wafer substrate or carrier material	Р	•	Р		•				•		Р	•	•			Р	Р	Р	Р					•	
Wafer diameter	•											•	•						Р					•	
New final wafer thickness	Р	•	•	•	•		В	В	٠				٠					•	Р					•	
Change of electrically active	С	С																							
doping/implantation element Change of stacking			F								F														
New / change of metallization (specifically chip frontside)											М					М	М	D,M	M,B					•	
New / change of metallization									•		D,M		D,M			D,M	D,M	D,M	D,M					•	
(specifically chip backside) Change in process technique (e.g. significant process changes like lithography, etch, oxide deposition, die back surface preparation/backgrind,) Process Integrity: Tuning within		I		I	I						C	Qualif	icatio	n eff	ort de	epend	ds on	type	of ch	ange	). ).				
specification		<u></u>														L					L	<u> </u>			
Change of material supplier with no impact on agreed specifications											C	Qualifi	icatio	n eff	ort de	epend	ds on	type	of ch	ange	).				
Change of specified wafer process sequence (deletion and/or add. process step)		1					1		Qua	lifica	ion e	ffort	depe	nds c	n typ	oe of	chan	ige. F	PAP	has t	to be	upda	ted.		
Change in die coating or passivaton	•	Р	•				Р	Р			Р					Р	Р	Р	Р					•	
New wafer production location or transfer of wafer production to a different not previously released location/site/subcontractor	•		•	•	•		•	•	•			•	J						•					•	

# Automotive Electronics Council — Component Technical Committee

**Table 3a: Process Change Guideline for LEDs (continued)** 

Table 2 test number	A2 a&b	A3a	A4	B1 a&b	В3	C2	СЗ	C4	C5	C6	<b>C7</b>	C8	С9	C10	C11	C12	C13	C14	E3 E4	G1	G2	G3	G4		
Name of test	aou			aou																					
Name of test	۱۲ ا	İ	ſ																CDM						Remarks
Type of change	WHTOL	PTC	2	нтог	PLT	6	WBP	WBS	S	2	DEW	RSH	≅	SD	WG	HZS	FMG	描	НВМ/СDМ	5	WF	MS	품	A	
PROCESS - ASSEMBLY	_	Ë					_	_				14.		0,		_		ш	-		_	_		-	
Change of leadframe/carrier base	$\overline{}$										٠.		I		_	Ι.	Ι.				П	Г			Explanation to provide in case
material	•	ĺ	•	Р			•	•	•	3	Α	•	P,1	•	Р	Α	Α	•							H2S test is not applicable
																									Considered H2S test for exterior
Change of leadframe/carrier				Р							Α		P,1			A	А								applications. Explanation to
finishing material (internal)	, • '	•		· .			•	•	•		^	•	F,1	•		_ ^	^								provide in case H2S test is not
	<u> </u>	ــــــ	Ш																						applicable
Change of lead and heat slug	, '	İ	1																						Explanation to provide in case
plating material/plating thickness	K	İ	•	Р		1					Α	•	P,1	•	K	Α	Α								H2S test is not applicable
(external)	<u> </u>	├																							
Bump Material / Metall System			•								W					w	W								
(internal)	<del></del>	-	-	-																					
Die attach material	•	•	•	•					•		N	•	•			Q	Q	•		N	N	N			
Change of bond wire material	P,D	•	•	•	•		•	•				•				P,D	P,D			D	D	D			
Change in material for sub-	ı																								
components (excluding LED chip &	ı										(	Qualifi	icatio	n eff	ort de	epen	ds on	tvpe	of ch	ange	١.				
LED package related items) with	ı																	71							
impact on agreed specifications	<u> </u>																	1							
Die Overcoat / Underfill	Р	•	•	•	٠	-			U		-	•	U	-		Р	Р	•	-	Р	Р	Р			
Change of mold	, '	İ	1																						
compound/encapsulation/sealing	•	•	-	•	Р	D				3	Р	•	Р	Т		Р	Р	•	-	D	D	D			
material	<b>⊢</b> —'	ऻ																							
Change of conversion material	•	•	Υ	•	Р						Р	•	Υ			Р	Р	•		Υ	Υ	Υ		•	
Change of direct supplier for			Р	١.	Р						Р		Р			P	Р	Р		Р	P	Р		١.	
converter material	<u> </u>	<u> </u>																		-					
Change of converter process			Υ		z						z		Υ			z	z	z		Υ	Y	Υ			
technology	<u> </u>	—		$\vdash$																					
Change of product marking		Щ	0									Т		Т											
Change in process technique (e.g.	ı																								
die attach, molding, plating, trim &	ı										(	Jualiti	ıcatıc	on eff	ort de	epen	ds on	type	of ch	ange					
form,)	<u> </u>	г —	_			1			1					1		г —	1	T		1	г —	1			T
Process Integrity: Tuning within	, '	ĺ	ſ																						
specification Change of direct material supplier	$\overline{}$	├	H																						
with no impact on specification	, '	ĺ	ſ																						See change of material.
Change of specified-assembly	-									l			l .				l								
process sequence	ı																								
(additional or deletion of process	ı										(	Qualifi	icatio	on eff	ort de	epen	ds on	type	of ch	ange	١.				
step)	ı																								
New assembly location or transfer																									
of assembly to a different not	ı										,	S 176													
previously released	ı										(	Jualiti	icatic	on em	ort a	epen	as on	type	of ch	ange	٠.				
location/site/subcontractor	ı																								
PACKING/SHIPPING																									
Inner Packing/shipping	ı	i -	7	l 7										Т					Р						
specification change	<u> </u>	<u></u>												Ľ.					Ŀ						
Outer Packing/shipping	, '	Í																							
specification change	<u></u> '	<u> </u>	Ш	ш													<u> </u>	1							
Change of labelling	<u> </u>	<u> </u>																							
Dry pack requirement change	, 7	1	1																						

# 

Table 3a: Process Change Guideline for LEDs (continued)

Table 2 test number	A2 a&b	АЗа	A4	B1 a&b	В3	C2	СЗ	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	E3 E4	G1	G2	G3	G4		
Name of test Type of change	WHTOL	PTC	тс	нтог	PLT	PD	WBP	WBS	DS	TS	DEW	RSH	TR	SD	WG	H2S	FMG		НВМ/СОМ		WF	MS		PA	Remarks
EQUIPMENT																						•			
Production from a new equipment/tool which uses a different basic technology											C	Qualif	icatio	n eff	ort de	epend	ds or	type	of ch	nange					
Production from a new equipment/tool which uses the same basic technology (replacement equipment or extension of existing equipment pool) without change of process.											C	Qualif	icatio	n eff	ort de	epend	ds or	n type	of ch	nange					
Change in final test equipment type that uses a different technology														Т					•					•	Gage R&R / delta correlation
TEST FLOW																									
Move of all or part of electrical wafer test and/or final test to a different not previously released location/site/subcontractor	•	В	•	В	В		В	В	В			•		Т					•					•	Gage R&R / delta correlation; addtional specification check
Q-GATE																									
Change of the test coverage/testing process flow used by the supplier to ensure data sheet compliance (e.g. elimination/addition of electrical measurement/test flow block; relaxation/enhancement of monitoring procedure or sampling)																								•	

Component Technical Committee

# Table 3b: Process Change Guideline for Laser Components

Table 2 test number	A2 a&b	А3	A4	B1 a&b	B2	В3	C2	СЗ	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	E3 E4	G1	G2	G3	G4		
Name of test	Wet High temperatur Operating Life	Power Temperature Cycling	Temperature Cycling	High Temperature Operating Life	Low Temperature Operating Life	Pulse Life Test	Physical Dimensions	Wire Bond Pull	Wire Bond Shear	Die Shear	Terminal Strenght	Dew Test	Resistance to Solder Heat	Thermal Resistance	Solderability	Whisker Growth	Hydrogen Sulphide	Flow Mixed Gas Corosion	Board Flex	ESD Characterization	Constant Acceleration	Vibration Variable Frequency	Mechanical Shock	Hermeticity	Parameter-Analysis: Comparison of current with changed	
Type of change	WHTOL	PTC	2	нтог	LTOL	PLT	PD	WBP	WBS	DS	TS.	Dew	RSH	¥	SD	WG	H2S	FMGC	BF	НВМ/СDМ	CA	VVF	MS	Æ	PA	Remarks
ANY	5	Δ.	F	I		_	_	5	5	Δ	F	_	~	-	S	5	I	ш	8	I	S	>	2	I	Δ.	
Any change with impact on agreed																										
upon contractual agreements																										
Any change with impact on technical interface or processability/manufacturabiliy of customer			Т										S,T													
DATA SHEET																										
Change of datasheet parameters/electrical specification (min./max/typ. values) and/or Pulse/DC specification Correction of data sheet	E		E	Е	Е	Е							S	Е						E					Е	
Specification of additional parameters																										Formalism since this is not a product change, any additional information.
DESIGN							$\Box$																			illioithadoil.
Design changes in epitaxy.	•	•		•		•						Н								•					•	
Design changes in routing/layout.		•						В	В	D,M		М					М	М							•	TR might be considered for
Die shrink		•					H	В	В	•			•							•						complex die bond technologies
Laser package (except leadframe, but including internal components)	•	•	•	•	•		•	В	В	D	3	D	•	L	Т		D	D	•		5	5	5	4	•	
Design of leadframe PROCESS - WAFER PRODUCTIO	•	٠	•	٠		$\Box$	•	В	В	D	3		٠	٠	Т	2			•	٠	5	5	5	4	٠	
New / change of wafer substrate or																	_	_	_	_						
carrier material	P, V	•	Р	•		•	Ш			•		P, V	٠	•			Р	Р	Р	Р					•	
Wafer diameter	V			•	$\sqcup$	•	ш	-	2				٠	•						Р					•	
New final wafer thickness Change of electrically active	P, V	•	•	•	$\vdash$	•	$\vdash\vdash$	В	В	•				•					•	Р					•	
doping/implantation element	C, V	С		•		•								•						•					•	
Change of stacking	٧	•	F	•		•						F, V								•					•	
New / change of metallization (specifically chip frontside)	٧	•	•	•		•		•	•			M, V					М	М	D,M	M,B					•	
New / change of metallization (specifically chip backside)	٧	•	•	•		•				•		D,M,V	•	D,M			D,M	D,M	D,M	D,M					•	
Change in process technique (e.g. significant process changes like lithography, etch, oxide deposition, die back surface												Qual	ificat	ion e	ffort	depe	nds c	on typ	e of	chan	ge.					
preparation/backgrind,) Process Integrity: Tuning within																										
specification  Change of material supplier with no impact on agreed specifications								1				Qual	ificat	ion e	ffort	depe	nds c	n typ	e of	chan	ge.			I	1	<u> </u>
Change of specified wafer process sequence (deletion and/or additional process step)									Qu	alific	ation			ends	on t	ype c			PPA		s to b	e up	dated	i.		
New / change of facet passivation	٧	•	•	•	•	•	Ш					V	٠				P,V	P,V		•						
Change in die coating or passivaton  New wafer production location or	٧	Р	•	•	Ш			Р	Р			P,V					P,V	P,V	Р	Р					•	
transfer of wafer production location of transfer of wafer production to a different not previously released location/site/subcontractor	v		•	•		•		•	•	•			•	J						•					•	

# Automotive Electronics Council —— Component Technical Committee

# Table 3b: Process Change Guideline for Laser Components (continued)

Table 2 test number	A2 a&b	А3	A4	B1 a&b	B2	В3	C2	СЗ	C4	C5	C6	<b>C7</b>	C8	С9	C10	C11	C12	C13	C14	E3 E4	G1	G2	G3	G4		
Name of test	aou			adib																						
	WHTOL	١,,		٦	٦	_		4	s				_					ပ္ပ		НВМ/СDМ		١		~		Remarks
Type of change	¥	PTC	5	뒫	LTOL	占	8	WBP	WBS	SO	TS	Dew	RSH	半	SD	WG	HZS	FMGC	н	포	5	¥	Σ	표	ΡA	
PROCESS - ASSEMBLY		Г		П	_																					Contanation about the provided
Change of leadframe/carrier base				Р							3	А		P,1		Р	Α	А								Explanation should be provided in case H2S test is not
material														,												applicable
																										H2S test should be considered
																										for automotive exterior
Change of leadframe/carrier finishing material (internal)	•	•	•	Р				•	•	•		Α	•	P,1	•		Α	Α								applications. explanation should be provided
mishing material (memal)																										in case H2S test is not
																										applicable
Change of lead and heat slug				_																						Explanation should be provided
plating material/plating thickness	K		•	Р			1					Α	•	P,1	•	K	Α	Α								in case H2S test is not
(external) Bump Material / Metall System																										applicable
(internal)	•	•	•	•						•		W	•	•			W	W	•							
Die attach material	•	•	•	•						٠		N	•	•			Q	Q	•		N	N	N			
Change of bond wire material	P,D	•	•	•		•		•	•				•				P,D	P,D			D	D	D			
Change in material for sub- components (excluding Laser chip																										
& Laser package related items)												Qual	lificat	ion e	ffort	depe	nds o	n tvr	e of	chan	ae.					
with impact on agreed																					9					
specifications																										
Die Overcoat / Underfill	Р	•	•	•		٠				U			•	U			Р	Р	•		Р	Р	Р			
Change of mold compound/encapsulation/sealing						Р	D				3	Р		Р	т		Р	Р			D	D	D	4		
material	•	•		•		F					3	-	•	-			-	_	•			"	"	-		
Change of conversion material	•	•	Υ	•		Р						Р	•	Υ			Р	Р	•		Υ	Υ	Υ		•	
Change of direct supplier for			Р			Р						Р		Р			Р	Р	Р		Р	Р	Р			
converter material																										
Change of converter process technology	•	•	Υ	•		Z						Z	•	Υ			Z	Z	Z		Υ	Υ	Υ		•	
Assembly of additional internal				-	-											den e			(	. 1		-			-	
components (e.g. lenses)												Qua	ificat	ion e	mort	aepe	nds o	n typ	e or	cnan	ge.					
Change of material and / or												_														
supplier of additional internal components (e.g. lenses)												Qua	lificat	ion e	ffort	depe	nds o	n typ	e of	chan	ge.					
Generation of hermeticity (e.g.		Ι		Π														Ι	Γ						Ī	
welding, gluing of transmissive		4	4	4									4				4	4			4	4	4	4		
window)																										
Change of product marking			0										Т		Т											
Change in process technique (e.g.,																										
die attach, bonding, moulding,												Qua	lificat	ion e	ffort	depe	nds o	n typ	e of	chan	ge.					
plating, trim and form,)																										_
Process Integrity: Tuning within																										
specification Change of direct material supplier																										
with no impact on specification																										See change of material.
Change of specified-assembly		<u> </u>																								
process sequence (additional or												Qua	lificat	ion e	ffort	depe	nds o	n typ	e of	chan	ge.					
deletion of process step)																										
New assembly location or transfer of assembly to a different not																										
previously released												Qua	lificat	ion e	ffort	depe	nds o	n typ	e of	chan	ge.					
location/site/subcontractor																										
PACKING/SHIPPING																										
Inner Packing/shipping															т					Р						
specification change Outer Packing/shipping				$\vdash$																						
specification change																										
Change of labelling																										
Dry pack requirement change	1	l	1	1	1	1	l	Ì			l		ı	l l	Ì	1	1	Ì	l	l	1	ı	l l	l	ĺ	

# 

# Table 3b: Process Change Guideline for Laser Components (continued)

Table 2 test number	A2 a&b	А3	A4	B1 a&b	B2	ВЗ	C2	С3	C4	C5	C6	C7	C8	С9	C10	C11	C12	C13	C14	E3 E4	G1	G2	G3	G4		
Name of test Type of change	WHTOL	PTC	2	нтог	LTOL	PLT	PD	WBP	WBS	DS	TS	Dew	RSH	TR	SD	WG	H2S	FMGC	BF	НВМ/СDМ	CA	VVF	MS	Æ	PA	Remarks
EQUIPMENT																										
Production from a new equipment/tool which uses a different basic technology												Quali	ificat	ion e	ffort	depe	nds d	n typ	e of o	chan	ge.					
Production from a new equipment/tool which uses the same basic technology (replacement equipment or extension of existing equipment pool) without change of process.												Quali	ificati	ion e	ffort	depe	nds c	n typ	e of o	chan	ge.					
Change in final test equipment type that uses a different technology															т					•					•	Gage R&R / delta correlation
TEST FLOW																										
Move of all or part of electrical wafer test and/or final test to a different not previously released location/site/subcontractor	•	В	•	В		В		В	В	В			•		т					•						Gage R&R / delta correlation; addtional specification check
Q-GATE																										
Change of the test coverage/testing process flow used by the supplier to ensure data sheet compliance (e.g. elimination/addition of electrical measurement/test flow block; relaxation/enhancement of monitoring procedure or sampling)																									•	

# 

Table 3c: Process Change Guideline for Photodiodes & Phototransistors

Table 2 test number	A2c	A3b	A4	B1c	C2	СЗ	C4	C5	C6	С8	C9	C10	C11	C12	C13	C14	E3 E4	G1	G2	G3	G4		
Name of test	High Humidity High Temperature Reverse Bias	Intermittend Operating Life	Temperature Cycling	High Temperature Reverse Bias	Physical Dimensions	Wire Bond Pull	Wire Bond Shear	Die Shear	Terminal Strenght	Resist. to Solder Heat	Thermal resistance	Solderability	Whisker Growth	Hydrogen Sulphide	Flow Mixed Gas Corosion	Board Flex	ESD Characterization	Constant Acceleration	Vibration Variable Frequency	Mechanical Shock	Hermeticity	Parameter-Analysis: Comparison of current with changed device	
Type of change	HTRB	D.	ဥ	нткв	£	WBP	WBS	8	LS.	RSH	£	S	WG	HZS	FMGC	H	НВМ/СРМ	క	WF	MS	E.	Ą	Remarks
ANY	I		F	I		>	>		-	<u>~</u>		S	>	I	ш		I	0	>	_ ≥	I		
Any change with impact on agreed upon contractual agreements																							
Any change with impact on technical interface or processability/manufacturability of customer			т							S,T													
DATA SHEET																							
Change of datasheet parameters/electrical specification (min./max./typ. values) and/or Pulse/DC specification Correction of data sheet	Е		E	Е						S	Е						Е					Е	
Specification of additional parameters																						•	Formalism since this is not a product change, any additional information.
DESIGN																							inioniauon.
Design changes in epitaxy.	•	•		•													٠					٠	
Design changes in routing/layout.	•	•	•	•		В	В	D,M		•				М	М	٠						•	TR might be considered for complex die bond technologies
Die shrink Component package (except	•	•	•	•		В	В	• D	3	•	• L	Т		D	D		•	5	5	5	4	•	
leadframe)  Design of leadframe	•		•	•	•	В	В	D	3	•	•	Т	2			•	•	5	5	5	4		
PROCESS - WAFER PRODUCTION		_		Ť		ь	ь		3	_		'					_	3			-		
New / change of wafer substrate or carrier material	Р	•	Р	•				•		•	•			Р	Р	Р	Р					•	
Wafer diameter	•			٠						•	•						Р					•	
New final wafer thickness	Р	•	•	•		В	В	•			•					•	Р					•	
Change of electrically active	С	С		•																			
doping/implantation element Change of stacking	•		F	•													•						
New / change of metallization			•	•		•	•							М	М	D,M	м,в						
(specifically chip frontside)  New / change of metallization	•		•	•				•		•	D,M			D,M	D,M	D,M	D,M						
(specifically chip backside) Change in process technique (e.g.			<u> </u>		<u> </u>															<u> </u>			
significant process changes like lithography, etch, oxide deposition, die back surface preparation/backgrind,) Process Integrity: Tuning within										Q	ualifid	cation	n effo	rt de <sub>l</sub>	pend	s on	type	of ch	ange				
specification  Change of material supplier with no impact on agreed specifications	Qualification effort depends on type of change.																						
Change of specified wafer process sequence (deletion and/or add. process step)								Quali	ficati	on ef	ffort o	deper	nds oi	n type	e of o	chanç	ge. P	PAP	has t	o be	upda	ted.	

# Automotive Electronics Council ——— Component Technical Committee

# Table 3c: Process Change Guideline for Photodiodes & Phototransistors (continued)

Table 2 test number	A2c	A3b	A4	B1c	C2	СЗ	C4	C5	C6	C8	С9	C10	C11	C12	C13	C14	E3 E4	G1	G2	G3	G4		
Name of test																	MC						
	H³TRB			HTRB		یه	တ္			ı					FMGC		НВМ/СDМ		L		<u>α</u>		Remarks
Type of change	돺	ю	2	토	8	WBP	WBS	SO	13	RSH	۲	SD	WG	H2S	Ä	ΒF	모	5	WF	MS	품	PA	
PROCESS - WAFER PRODUCTION	)N - 0	onti	nued	1																			
Change in die coating or		Р	١.			Р	Р							Р	Р	Р	Р						
passivaton		_		Ľ		ľ								,	-	,	-						
New wafer production location or	1																						
transfer of wafer production to a											J												
different not previously released				•		•	•	•		•	ľ						•					•	
location/site/subcontractor																							
PROCESS - ASSEMBLY																							
Change of leadframe/carrier base				Р					3		P,1		P	Α	Α								Explanation to provide in case
material				Ľ		Ľ	Ľ	Ľ	Ŭ	Ľ	. ,.	Ľ	Ľ	^	^	Ľ							H2S test is not applicable
	1																						Consider H2S test for exterior
Change of leadframe/carrier			١.	Р							P.1			Α	Α								applications. Explanation to
finishing material (internal)		•	•	,		•	•	•		•	F,1	•		^	_ ^								provide in case H2S test is not
																							applicable
Change of lead and heat slug																							Explanation to provide in case
plating material/plating thickness	K		•	Р	1					•	P,1	•	К	Α	Α								H2S test is not applicable
(external)																							H23 test is not applicable
Bump Material / Metall System														w	w								
(internal)		•	•	•						•	•			VV	VV	•							
Die attach material	•	٠	•	•				•		•	•			Q	Q	•		N	N	N			
Change of bond wire material	P,D	٠	•	•		•	•			•				P,D	P,D			D	D	D			
Change in material for sub-																							
components (excluding																							
photodiode/transistor chip &										Q	ualifi	cation	n effo	rt de	pend	s on t	type	of ch	ange				
package related items) with impact																							
on agreed specifications																							
Die Overcoat / Underfill	Р	٠	•	•				U		•	U			Р	Р	•		Р	Р	Р			
Change of mold	1																						
compound/encapsulation/sealing	•	•	•	•	D				3	•	Р	Т		Р	Р	•		D	D	D			
material																							
Change of product marking			0							Т		Т											
Change in process technique (e.g.																							
die attach, molding, plating, trim &										Q	ualifi	cation	n effo	rt de	pend	s on t	type	of ch	ange				
form,)																							
Process Integrity: Tuning within	1																						
specification																							
Change of direct material supplier	1																						See change of material.
with no impact on specification																							Coo change of material.
Change of specified-assembly																							
process sequence (additional or										Q	ualifi	cation	n effo	rt de	pend	s on t	type	of ch	ange				
deletion of process step)																							
New assembly location or transfer																							
of assembly to a different not	Qualification effort depends on type of change.																						
previously released	qualification circle deported on type of change.																						
location/site/subcontractor																							

# 

## Table 3c: Process Change Guideline for Photodiodes & Phototransistors (continued)

Table 2 test number	A2c	A3b	A4	B1c	C2	СЗ	C4	C5	C6	C8	С9	C10	C11	C12	C13	C14	E3 E4	G1	G2	G3	G4		
Name of test  Type of change	H⁵TRB	lo <sub>L</sub>	2	HTRB	PD	WBP	WBS	SO	TS	RSH	¥	SD	WG	H2S	FMGC	BF	НВМ/СDМ	CA	VVF	MS	HER	PA	Remarks
PACKING/SHIPPING																							
Inner Packing/shipping												т					Р						
specification change																	-						
Outer Packing/shipping																							
specification change																							
Change of labelling																							
Dry pack requirement change																							
EQUIPMENT																							
Production from a new equipment/tool which uses a different basic technology  Production from a new		Qualification effort depends on type of change.																					
equipment/tool which uses the same basic technology (replacement equipment or extension of existing equipment pool) without change of process.										Q	ualifid	catior	n effo	rt de <sub>l</sub>	pend	s on t	type (	of ch	ange.				
Change in final test equipment type that uses a different technology												Т					·					٠	Gage R&R / delta correlation
TEST FLOW																							
Move of all or part of electrical wafer test and/or final test to a different not previously released location/site/subcontractor	•	В	•	В		В	В	В		•		Т					•					•	Gage R&R / delta correlation; addtional specification check
Q-GATE																							
Change of the test coverage/testing process flow used by the supplier to ensure data sheet compliance (e.g. elimination/addition of electrical measurement/test flow block; relaxation/enhancement of monitoring procedure or sampling)																						•	

**Component Technical Committee** 

#### **Appendix 1: Definition of a Qualification Family**

The qualification of a particular process will be defined within, but not limited to, the categories listed below. The supplier will provide a complete description of each process and material of significance. Valid evidence for the link between the data and the subject of qualification has to be provided by the supplier.

For parts to be categorized in a qualification family, they all must share the same major process and materials elements as defined below. For each qualification test, two or more qualification families can be combined if the reasoning is technically sound (i.e., supported by rationale clearly detailing similarity). All parts using the same process and materials are to be categorized in the same qualification family for that process and are acceptable by association when one family member successfully completes qualification with the exception of the device specific requirements of Section 4.2.

Prior qualification data 3 years old or newer obtained from a part in a specific family may be extended to the qualification of subsequent parts in that family provided the supplier can insure no process changes have been made.

For broad changes that involve multiple attributes (e.g., site, material(s), process(es)), refer to Section 2.2 that allows for the selection of worst-case test vehicles to cover all the possible permutations.

#### A1.1 Fab Process

Each process technology (e.g., LED, Photodiodes, etc.) must be considered and subjected to stress-test qualification separately. No matter how similar, processes from one fundamental fab technology cannot be used for the other.

Family requalification with the appropriate tests is required when the process or a material is changed. The important attributes defining a qualification family are listed below:

#### A1.1.1 Wafer Fab Technology

- LEDs
- Phototransistors

- Photodiodes
- Laser components

**Component Technical Committee** 

#### **A1.1.2 Wafer Fab Process** - consisting of the same attributes listed below:

- Process flow
- Layout design rules
- Number of masks
- Basic epitaxial process (e.g., InGaN vs. InGaAIP)
- Lithographic process (e.g., contact vs. projection, E-beam vs. X-ray, photoresist polarity)
- Etching process (e.g., dry vs. wet etching)
- Doping process (e.g., diffusion vs. ion implantation)
- Passivation/Coating material and thickness range
- Oxidation and deposition process and thickness range
- Front/back metallization material and thickness range
- Wafer bonding and lift off process

#### A1.1.3 Wafer Fab Site

#### A1.2 Assembly Process

The processes for each package type must be considered and subjected to stress-test qualification separately. For parts to be categorized in a qualification family, they all must share the same major process and material elements as defined below. Family requalification with the appropriate tests is required when the process or a material is changed. The supplier must submit technical justification to the user(s) to support the acceptance of generic data with package and die type, different than the part being considered for stress-test qualification. The important attributes defining a qualification family are listed below:

#### A1.2.1 Package Type

Examples include Radial, PLCC-x, Chip on Board, Chip Scale Package, etc.

#### A1.2.2 Assembly Process - consisting of the same attributes listed below:

- Leadframe base material
- Leadframe plating (internal and external to the package)
- Die attach material/method
- Wire bond material, wire diameter, and process
- · Plastic mold compound or other encapsulation material
- Converter material/method

#### A1.2.3 Assembly Site

#### A1.2.4 Example

3 lots of a package family using any die structure that has the same die backside metallization will suffice for the following Qualification tests. At least one lot must come from the maximum and minimum die size (allowed by the package design rules) each.

- HTOL
- TC
- PTC
- WHTOL

**Component Technical Committee** 

#### A1.3 Qualification of Multiple Families and Sites

When the specific product or process attribute to be qualified or requalified will affect more than one wafer fab site or assembly site, a minimum of one lot of testing per affected site is required.

When the specific product or process attribute to be qualified or requalified will affect more than one wafer fab family or assembly family, the qualification test vehicles should be: 1) One lot of a single part type from each of the families that are projected to be most sensitive to the changed attribute, or 2) Three lots total (from any combination of acceptable generic data and stress test data) from the most sensitive families if only one or two families exist.

Below is the recommended process for qualifying changes across many process and product families:

- a. Identify all products affected by the proposed process changes.
- b. Identify the critical structures and interfaces potentially affected by the proposed change.
- c. Identify and list the potential failure mechanisms and associated failure modes for the critical structures and interfaces. Conduct a risk assessment into potential failure mechanisms. Note that steps (a) to (c) are equivalent to the creation of an FMEA.
- d. Define the product groupings or families based upon similar characteristics as they relate to the technology process and package families and part sensitivities to be evaluated, and provide technical justification to document the rationale for these groupings.
- e. Provide the qualification test plan, including a description of the change, the matrix of tests and the representative products, which will address each of the potential failure mechanisms and associated failure modes.
- f. Robust process capability must be demonstrated at each site (e.g., control of each process step, capability of each piece of equipment involved in the process, equivalence of the process step-by-step across all affected sites) for each of the affected process step(s).

<b>Automotive Electronics Council</b>	
Component Technical Committee	

## Appendix 2: AEC-Q102 Certification of Design, Construction and Qualification

Supplier Name: Date:

The following information is required to identify a part that has met the requirements of AEC-Q102. Submission of the required data in the format shown below is optional. **All entries must be completed; if a particular item does not apply, enter "Not Applicable".** This template can be downloaded from the AEC website at http://www.aecouncil.com.

	Item Name	Supplier Response
1.	User's Part Number:	
2.	Supplier Part Number/Generic Part Number:	
3.	Device Description:	
4.	Wafer/Die Fab Location & Process ID:	
	a. Facility name/plant #:	
	b. Street address:	
E	c. Country: Wafer Probe Location:	
5.	a. Facility name/plant #:	
	b. Street address:	
	c. Country:	
6.	Assembly Location & Process ID:	
	a. Facility name/plant #:	
	b. Street address:	
	c. Country:	
7.	Final Quality Control (Test) Location:	
	a. Facility name/plant #:	
	b. Street address:	
8.	c. Country: ESD-protective device	
Ο.	a. Manufacturer:	
	b. Facility name/plant #:	
9.	Wafer/Die:	
	a. Wafer size:	
	b. Die family:	
	c. Die mask set revision & name:	
10.	Wafer/Die Technology Description:	
	a. Wafer/Die process technology:	
	b. Substrate material	
	c. Number of mask steps:	
11.	Die Dimensions:	
	a. Die width:	
	b. Die length:	
4.0	c. Die thickness (finished):	
12.	Die (frontside) Metallization:	
	<ul><li>a. Die metallization material(s):</li><li>b. Number of layers:</li></ul>	
	c. Thickness (per layer):	
	d. % of alloys (if present):	
13.	Die Passivation:	
	a. Number of passivation layers:	
	b. Die passivation material(s):	
	c. Thickness(es) & tolerances:	

## 

14. Die Overcoat Material	
15. Die Prep Backside:	
<ul><li>a. Die prep method:</li></ul>	
b. Die metallization:	
c. Thickness(es) & tolerances:	
16. Die Separation Method:	
a. Kerf width (μm):	
<ul><li>b. Kerf depth (if not 100% saw):</li><li>c. Saw method:</li></ul>	Single Dual
17. Die Attach:	Single Dual D
a. Die attach material ID:	
b. Die attach method:	
c. Die placement diagram:	See attached ☐ Not available ☐
18. Package:	
<ul> <li>Type of package (e.g., plastic, ceramic,</li> </ul>	
unpackaged):	
b. JEDEC designation (e.g. PLCC etc.):	
19. Mold Compound	
a. Mold compound supplier & ID:	
b. Mold compound type:	UL 94 V1 □ UL 94 V0 □
<ul><li>c. Flammability rating:</li><li>d. Fire Retardant type/composition:</li></ul>	UL 94 V1
e. Tg (glass transition temperature)(°C):	
f. CTE (above & below Tg)(ppm/°C):	CTE1 (below Tg) =
1. OTE (above & below Tg)(ppill/ O).	CTE2 (above Tg) =
20. Encapsulation/Casting material:	, <u> </u>
a. Encapsulation material supplier & ID:	
b. Encapsulation material type:	
c. Tg (glass transition temperature)(°C):	
d. CTE (above & below Tg)(ppm/°C):	
21. Wire Bond:	
<ul><li>a. Wire bond material:</li></ul>	
b. Wire bond diameter (mils):	
c. Type of wire bond at die:	
d. Type of wire bond at leadframe:	
e. Number of bonds over active area:	
22. Leadframe material:	
<ul><li>a. Leadframe material:</li><li>b. Leadframe bonding plating composition:</li></ul>	
c. Leadframe bonding plating thickness (µinch):	
d. External lead plating composition:	
e. External lead plating thickness (μinch):	
f. External lead plating technology:	
23. Board Material:	
a. Board material supplier & ID:	
<ul><li>b. Board material type:</li></ul>	
c. CTE:	
24. Converter:	
a. Converter material supplier & ID:	
b. Converter material type:	
25. Thermal Resistance:	
a. θ <sub>Junction</sub> - <sub>Ambient</sub> °C/W (approx):	
b. $\theta$ Junction - SolderJoint °C/W (approx):	

## 

<ul><li>26. Maximum Process Exposure Conditions:</li><li>a. MSL @ rated SnPb temperature:</li><li>b. MSL @ rated Pb-free temperature:</li><li>J-STD-020x fulfilled:</li></ul>	* Note: Temperatures are as measured on the center of the plastic package body top surface.  at °C (SnPb)  at °C (Pb-free)   yes - revision:   no
Attachments:  Die Photo  Package Outline Drawing  Die Cross-Section Photo/Drawing  Wire Bonding Diagram  Die Placement Diagram	Requirements:  1. A separate Certification of Design, Construction & Qualification must be submitted for each part number, wafer fab, and assembly location.  2. Design, Construction & Qualification shall be signed by the responsible individual at the supplier who can verify the above information is accurate and complete. Type name and sign below.
Completed by: Date:	Certified by: Date:
Typed or Printed: Signature: Title:	

This template is available as a stand-alone document that can be downloaded at http://www.aecouncil.com.

**Component Technical Committee** 

#### Appendix 3: AEC-Q102 Qualification Test Plan

The supplier is requested to complete and submit the Optoelectronic Semiconductor Qualification Test Plan as part of the pre-launch Control Plan whenever qualification submission is required. Acceptance and subsequent sign-off of the plan will establish a qualification agreement between the user and the supplier determining requirements for both new parts and process changes prior to commencement of testing. Where "family" data is being proposed, the plan will document how the reliability testing previously completed fulfills the requirements outlined in this document. An approved copy of the Qualification Test Plan shall be included with each qualification submission.

The test plan section of the form should detail ONLY the testing that will be performed on the specific part shown. For process change qualifications, multiple parts can be included on the same plan. Supporting generic or family data reports should be noted in the comment section and attached. When requesting use of generic or family data, attach a separate page detailing similarities or differences between parts referencing the criteria in Appendix 1. There must be valid and obvious links between the data and the subject of qualification.

The example below is provided to demonstrate how the Qualification Test Plan Form, found on the AEC website, should be used. In this case, a part was chosen as being representative of a typical new part qualification requesting reduced component testing by including generic test data. The part comes from a supplier who previously qualified the package, assembly site, etc. This example is shown for illustration purposes only and should not limit any requirements from Table 1 herein.

**Component Technical Committee** 

uppli	or·		Bruno's Best LED		Rev. A	User P/N:	123.456-78	2		
	er: er manufactı	rina sita	Munich, Germany			User specification #:	EVE-LED-12			
	er generic P		EVE-LED			Required PPAP submission date:	05.04.2019			
	er internal P		EVE20010405	Robustness level: 1						
	n for qualific		Process change #0815 - new epitaxy for EVE	-LEDs		Corrosion class:	А			
Γest	Test		Test condition	Max. ar	chieved	Remarks				Samp
no.	name	If [mA]	other	Tj [°]	Ts [°]	(E.g. test is not applicable; use of generic data)	Est. start	Est. end	# Lots	per
A1	PC	$\geq <$		$\geq \leq$	$\times$				all	al
A2a	WHTOL1	1000	1000h; Ta = 85°; rH=85%	150	125		1. Jan 19	1. Mrz 19	3	26
	WHTOL2	10	1000h; Ta = 85°; rH=85%	85	85		1. Jan 19	1. Mrz 19	3	26
	H³TRB					n.a. because not required for LED				-
A3a A3b	PTC	800	2500cyc; -40°/125°; t on/off 5min;	150	125	n a hospuse not required for LED	1. Nov 18	1. Mrz 19	3	26
A3D A4	TC					n.a. because not required for LED n.a. acc. to table 3a Change Guideline				
1a	HTOL1	800	4000h; Ta = 115°	150	125	II.a. acc. to table 3a Change Guideline	1 101 19	1. Mrz 19	3	2
1b	HTOL2	800	400011, 14 - 115	130	123	n.a. because no derating	1. Jul 16	1. WIIZ 19		
	HTRB					n.a. because not required for LED				
B2	LTOL	1				n.a. because not required for LED				
В3	PLT	2000	1000h; Ta = 55°; tp = 0,01ms; DC = 50%	135	110		1. Jan 19	1. Mrz 19	3	2
1	DPA	$\sim$		$\sim$	$\sim$	for HTOL, WHTOL, PTC	1. Mrz 19	14. Mrz 19	1	2 e
C2	PD	> >		$>\!\!<$	$\supset $	n.a. acc. to table 3a Change Guideline				Ĺ
23	WBP	$\geq <$		$\geq <$	$\geq$	n.a. acc. to table 3a Change Guideline				
24	WBS	$\geq$		$\geq <$	$\geq \overline{}$	n.a. acc. to table 3a Change Guideline				
25	DS	$\geq$		$\geq \overline{}$	$\geq$	n.a. acc. to table 3a Change Guideline				
26	TS	$\geq \leq$		$\geq \leq$	$\geq \leq$	n.a. because SMD				
27	DEW	<b>_</b>		<b>_</b>		not needed because epoxy casted				
28	RSH	$\bowtie$		$\iff$	$\bowtie$	n.a. because SMD	1			_
10	TR	$\bowtie$		$\iff$	$\bowtie$	n.a. acc. to table 3a Change Guideline	-			
10	SD WG	$\langle \rangle$		$\iff$	$\ll$	n.a. acc. to table 3a Change Guideline				-
11 12	H2S	$\Leftrightarrow$		$\Leftrightarrow$	$\Leftrightarrow$	n.a. acc. to table 3a Change Guideline				-
13	FMG	$\Leftrightarrow$		$\Leftrightarrow$	$\Leftrightarrow$	n.a. acc. to table 3a Change Guideline n.a. acc. to table 3a Change Guideline				
	BF	$\Leftrightarrow$		$\Leftrightarrow$	$\Leftrightarrow$	n.a. acc. to table 3a Change Guideline				
E0	EV	>			>		1. Jun 18	14. Jun 18	3	2
E1	TEST	>	incl. simple functioning/no function	tioning te	st at cold	and hot temperature acc. 2.3.7.		art of subseq		-
E2	PV		, , , , , , , , , , , , , , , , , , ,					14. Feb 19	3	2
E3	нвм	$\sim$	up to 8kV	> <	$\sim$		1. Feb 19	14. Feb 19	3	1
E4	CDM	$\sim$	up to 1kV	> <	$\times$		1. Feb 19	14. Feb 19	3	1
G1	CA	$\geq \leq$		$\geq \leq$	$\geq \leq$	n.a. because not uncasted				
G2	VVF	> <		$\geq \leq$	$\geq \leq$	n.a. because not uncasted				
G3	MS	$\approx$		$\approx$	$\approx$	n.a. because not uncasted				
34	HER	$\sim$		$\times$	$\sim$	n.a. because not uncasted				
					dditiona			1 1		
1	HTOL1	1000	4000h; Ta = 135°	175	135	Overstress	1. Jul 18	1. Mrz 19		
										-
		+			-					$\vdash$
		<del>                                     </del>					<del> </del>			$\vdash$
		1								
		1								
		•			Failure cr	iteria				
			(according t			ndix 5 if not specified else)				
Pa	rameter		Acceptance Criteria			Ren	nark			
	Flux		+/- 20%							
-	Cx & Cy		+/- 0,005							
	Vf		+/- 5%							
	Vf	1	light / no light			For PTC: measured at Ta= -4	0° and Ta=-1	125° after str	ess	
	Vf min	-	+/- 5%							
		1								
mm	ents (e.g. de	viation fro	m AEC-Q102 requirements):							
	enared by (si	upplier)	Jane Doe			Approved by (user)		Sonja Ch		
_	Prepared by (supplier)  Department / function					Department / franction	1	01:4		
_	epartment / fu	ınction	Quality			Department / function		Qualit		
_		ınction	Quality 9th April 2019			Department / function Date		9th April		

<sup>\*</sup> Note: This plan is only an example and does not represent all the required tests in this document.

Figure A3.1: Example of AEC-Q102 Qualification Test Plan

This template is available as a stand-alone document that can be downloaded at http://www.aecouncil.com.

**Component Technical Committee** 

#### **Appendix 4: Data Presentation Format**

The supplier is required to complete and submit an Environmental Test Summary and Parametric Verification Summary with each Optoelectronic Semiconductor PPAP submittal. Figure A4.1 is an example of a completed Environmental Test Summary.

In addition, the supplier has to provide test data for each individual part if requested by the user. The individual test data should be provided in graphic format (individual data points). Other formats may be chosen if agreed mutually by the user and the supplier.

Figure A4.2 is an example of a completed Parametric Verification Summary. The format of both summaries shall be followed.

Soft copies of the formats may be found on the AEC website or is available upon request. Other equivalent formats are acceptable if approved by the user.

**Component Technical Committee** 

	ier:		Bruno's Best LED			AEC-Q102 revision:	Rev. A					
uppl	ier manufact	uring site:	Munich, Germany			Report number:	BB_2019	0409 rev.1				
	ier generic P		EVE-LED			Lots (number & type):						
	ier internal P		EVE20010405				2) AC201					
	on for qualific	cation:	Process change #0815 - new epitaxy for EV				3) AC2019003 Samples # failures					
est	Test	16 Cm A1	Test condition		chieved	Remarks	#1 -4-	Samples	elec.		es I	
no. A1	name PC	If [mA]	other	Tj [°]	Ts [°]	(E.g. test is not applicable; use of generic data)	# Lots all	per lot all	0	opt.	۲	
12a	WHTOL1	1000	1000h; Ta = 85°; rH=85%	150	125		3	26	0	0	H	
12a 12b	WHTOL2	1000	1000h; Ta = 85°; rH=85%	85	85		3	26	0	0	t	
42c	H³TRB	10	100011, 14 - 65 , 111-65%	1 05	- 03	n.a. because not required for LED	-	-	-	-	t	
13a	PTC	800	2500cyc; -40°/125°; t on/off 5min;	150	125	mai because not required for EES	3	26	0	0	t	
\3b	IOL		, , , , , , , , , , , , , , , , , , , ,			n.a. because not required for LED					T	
Α4	TC	$\times$				n.a. acc. to table 3a Change Guideline						
31a	HTOL1	800	4000h; Ta = 115°	150	125		3	26	0	0	Γ	
31b	HTOL2					n.a. because no derating						
31c	HTRB					n.a. because not required for LED						
B2	LTOL					n.a. because not required for LED					L	
B3	PLT	2000	1000h; Ta = 55°; tp = 0,01ms; DC = 50%	135	110		3	26	0	0	L	
C1	DPA	$\geq \leq$		$\Rightarrow$	$\geq$	for HTOL, WHTOL, PTC	1	2 each	0	0	L	
C2	PD	$\sim$		$\Rightarrow$	$\bowtie$	n.a. acc. to table 3a Change Guideline	1	1			L	
C3	WBP	$\iff$		$+\!$	$\bowtie$	n.a. acc. to table 3a Change Guideline	<del>                                     </del>				L	
C4	WBS	$\ll$	<del> </del>	$+\!$	$\bowtie$	n.a. acc. to table 3a Change Guideline	1				L	
C5	DS	$\iff$		$+\!$	$\bowtie$	n.a. acc. to table 3a Change Guideline	1	-	<u> </u>		H	
C6	TS DEW			$+\sim$		n.a. because SMD	1				H	
C7 C8	DEW RSH		<del> </del>	$\leftarrow$	$\overline{}$	not needed because epoxy casted n.a. because SMD	1		-		H	
C8	TR	$\Leftrightarrow$	<del> </del>	$\Rightarrow$	$\Leftrightarrow$	n.a. acc. to table 3a Change Guideline	1		<b>-</b>		H	
10	SD	$\Rightarrow$		$\Rightarrow$	$\Leftrightarrow$	n.a. acc. to table 3a Change Guideline	1				H	
211	WG	$\Leftrightarrow$		$\Rightarrow$	$\bowtie$	n.a. acc. to table 3a Change Guideline	1				t	
12	H2S	$\Rightarrow$		$\Rightarrow$	$\bowtie$	n.a. acc. to table 3a Change Guideline					t	
13	FMG	$\Rightarrow$		$\Rightarrow$	$\bowtie$	n.a. acc. to table 3a Change Guideline					t	
14	BF	$\Rightarrow$		$\Rightarrow$	$\bowtie$	n.a. acc. to table 3a Change Guideline					t	
E0	EV	$\Rightarrow$		$\Rightarrow$	>		3	26	0	0	Ť	
E1	TEST	$\Rightarrow$	incl. simple functioning/no fun	ctioning te	st at cold	and hot temperature acc. 2.3.7.	_	art of subse			_	
E2	PV			T		·	3	26	0	0	Γ	
E3	нвм	$\geq$	up to 8kV	$\supset$	$\geq$	_	3	10	0	0	Ī	
E4	CDM	$\geq$	up to 1kV	$\geq$	$\geq$		3	10	0	0		
G1	CA	$\geq$		$\geq$	$\geq \overline{}$	n.a. because not uncasted					Γ	
G2	VVF	$\geq$		$\geq$	$\geq$	n.a. because not uncasted					Γ	
G3	MS	$\geq \leq$		$\geq$	$\geq$	n.a. because not uncasted					L	
G4	HER	$\sim$	<u> </u>	$-\!$	$\leq$	n.a. because not uncasted					L	
_	I	1 .			ditional t	1	_	1 .	_		_	
1	HTOL1	1000	4000h; Ta = 135°	175	135	Overstress	3	26	4	2	L	
											┡	
				+			-				┢	
_		+		+	-		1	-	-		H	
		+	<u> </u>	+			1		-		H	
		+		+			1				t	
	1	1		+							t	
	1	1		Fa	ilure crit	eria		1			_	
			(according to			lix 5 if not specified else)						
			Acceptance Criteria				and.					
P	arameter		Acceptance criteria			Rema	агк					
Р	arameter Flux		+/- 20%			Rem	агк					
	Flux		<u> </u>			Rem	агк					
			+/- 20%			Rem	ark					
	Flux Cx & Cy		+/- 20% +/- 0,005			Rem. For PTC: measured at Ta= -40		125° after s	stress		_	
	Flux Cx & Cy Vf		+/- 20% +/- 0,005 +/- 5%					125° after s	stress			
	Flux Cx & Cy Vf Vf		+/- 20% +/- 0,005 +/- 5% light / no light					125° after s	stress			
	Flux Cx & Cy Vf Vf		+/- 20% +/- 0,005 +/- 5% light / no light					125° after s	stress			
	Flux Cx & Cy Vf Vf		+/- 20% +/- 0,005 +/- 5% light / no light					125° after s	stress			
	Flux Cx & Cy Vf Vf		+/- 20% +/- 0,005 +/- 5% light / no light				)° and Ta=-	125° after s	stress			
	Flux Cx & Cy Vf Vf		+/- 20% +/- 0,005 +/- 5% light / no light +/- 5% AEC-Q102 passed: [yes - no	o - with res	striction]	For PTC: measured at Ta= -40	o° and Ta=-	125° after s	stress			
	Flux Cx & Cy Vf Vf		+/- 20% +/- 0,005 +/- 5% light / no light +/- 5%  AEC-Q102 passed: [yes - n	o - with res Q102 appen	striction]	For PTC: measured at Ta= -40  YE:	o° and Ta=-	125° after s	stress			
	Flux Cx & Cy Vf Vf Vf min		+/- 20% +/- 0,005 +/- 5% light / no light +/- 5%  AEC-Q102 passed: [yes - no Robustness level (acc AEC-Q102)	o - with res Q102 appen	striction]	For PTC: measured at Ta= -40	o° and Ta=-	125° after s	stress			
nmo	Flux Cx & Cy Vf Vf Vf Vf min		+/- 20% +/- 0,005 +/- 5% light / no light +/- 5%  AEC-Q102 passed: [yes - n	o - with res Q102 appen	striction]	For PTC: measured at Ta= -40  YE:	o° and Ta=-	125° after s	stress			
omn	Flux Cx & Cy Vf Vf Vf min	st 1 are cau	+/- 20% +/- 0,005 +/- 0,005 4/- 5% light / no light +/- 5%  AEC-Q102 passed: [yes - n Robustness level (acc AEC-Q Corrosion class (acc AEC-Q1 m AEC-Q102 requirements; use of generic of used by thermal overstress after 3000h.	o - with res Q102 appen	striction]	For PTC: measured at Ta= -40  YE:  1	o° and Ta=-					
omn ailur	Flux Cx & Cy Vf Vf Vf min  hents (e.g. de es at add. tes	st 1 are cau	+/- 20% +/- 0,005 +/- 5% light / no light +/- 5%  AEC-Q102 passed: [yes - n Robustness level (acc AEC-Q Corrosion class (acc AEC-Q1 m AEC-Q102 requirements; use of generic of g	o - with res Q102 appen	striction]	For PTC: measured at Ta= -40  YE:  1  Approved by (supplier)	o° and Ta=-	Jane	Doe			
omn ailur	Flux Cx & Cy Vf Vf Vf Vf Whin  Hents (e.g. de es at add. tes epared by (s epartment / fi	st 1 are cau	+/- 20% +/- 0,005 +/- 5% light / no light +/- 5% light / no light +/- 5%  AEC-Q102 passed: [yes - nr Robustness level (acc AEC-Q Corrosion class (acc AEC-Q m AEC-Q102 requirements; use of generic of	o - with res Q102 appen	striction]	For PTC: measured at Ta= -40  YE:  1  Approved by (supplier) Department / function	o° and Ta=-	Jane Qua	Doe			
omn	Flux Cx & Cy Vf Vf Vf min  hents (e.g. de es at add. tes	st 1 are cau	+/- 20% +/- 0,005 +/- 5% light / no light +/- 5%  AEC-Q102 passed: [yes - n Robustness level (acc AEC-Q Corrosion class (acc AEC-Q1 m AEC-Q102 requirements; use of generic of g	o - with res Q102 appen	striction]	For PTC: measured at Ta= -40  YE:  1  Approved by (supplier)	o° and Ta=-	Jane	Doe			

<sup>\*</sup> Note: This listing of test results is only an example and does not represent all the tests in this document.

Figure A4.1: Environmental Test Summary Example

This template is available as a stand-alone document that can be downloaded at http://www.aecouncil.com.

# 

Supplier				User Part Number							
Bruno's Be	st LED			5317704							
Lot Number	r			Temperature							
BBL160001	(Test lot #	1)		25°C							
Test Name	Unit	Spec LSL	Spec USL	Min	MAX	MEAN	STD DEV	Cpk			
lv	mcd	1440	4000	2264	2486	2522	50,4	6,51			
Vf	V		3,8	3,3	3,3	3,3	0,02	15,2			

Figure A4.2: Parametric Verification Summary Example

**Component Technical Committee** 

### **Appendix 5: Minimum Parametric Test Requirements and Failure Criteria**

For Table 2 Test #E1 (Pre- & Post-Stress Electrical Test), the following electrical and optical parameters shall be used (as a minimum). For LEDs with multiple individually addressable chips (e.g., RGB-LEDs but also multichip LEDs with chips of same color), all chips must be tested individually. For LEDs with a high amount of individually addressable dies (e.g., LEDs for high resolution headlamp matrix function), the electrical testing and the failure criteria may be negotiated between the supplier and the user mutually.

#### LEDs:

Parameter	Acceptance criteria	Remark
Par	ameter to measure at room temperat	ure
Luminous flux or Intensity <u>or</u> <u>Luminance</u> or Radiant power (whatever is appropriate)	+/- 20%  Note: +/- 30% or +/- 50% may be acceptable for some application (e.g., interior).  Choice of range to be noticed in the test report.	
Color coordinates Cx & Cy or Dominant wavelength (for direct colors)	+/- 0.01 according to initial value.  Note: +/- 0.02 may be acceptable for some application (e.g., interior). Other criteria must be negotiated between the supplier and the user mutually.  Choice of range to be noticed in the test report.  or  +/- 2 nm according to initial value (for dominant wavelength)	To measure at nominal rated current.
Forward voltage Vf	+/- 10%	
Forward voltage Vf	+/- 10%	To measure at minimum and maximum rated current.  If no minimum drive current is specified, 10% of the nominal current or ≤1mA should be chosen.
Parameter t	o measure at minimum & maximum t	emperature
Forward voltage Vf	light / no light	Applies only to: WHTOL, TC, PTC, VVF, MS, H2S and FMG. To measure at nominal rated current. Consider derating.

## Automotive Electronics Council ———— Component Technical Committee

### **Laser Components:**

Parameter	Acceptance criteria	Remark				
P	arameter to measure at room tempera	ature				
Luminous flux or Intensity or radiant power  For APC laser components: Ioperating	+/- 20% Note: +/- 30% or +/- 50% may be acceptable for some applications. Choice of range to be noticed in					
For pulsed operated laser components: pulse peak power and/or average power  (whatever is appropriate)	the test report.  Additionally, for APC laser components: not to exceed maximum specified loperating	To measure at nominal rated current.  For APC laser components: at nominal power.				
Color coordinates Cx & Cy or Dominant wavelength (for direct colors) Forward voltage Vf	+/- 0.02 according to initial value or +/- 2 nm according to initial value +/- 10%					
Forward voltage Vf	+/- 10%	To measure at minimum and maximum rated current. If no minimum drive current is specified, 10% of the nominal current should be chosen.				
Peak luminance (max. luminance over whole light emitting area) or Average luminance	Same variation as chosen for luminous flux (intensity, radiant power respectively).	For laser components with remote color conversion only.  Applies only to HTOL, TC, PTC, VVF, MS, H2S, FMG.  Parameter to be measured at nominal rated current on 3 samples before/after. Choice of measuring area (size and position) to be noticed in the test report.				
Radiation characteristic (intensity over angle)	n.a.	For direct color laser components only. Applies only to HTOL, TC, PTC, WHTOL. The radiation characteristic has to be measured before and after the stress test. Exemplary data must be provided if requested by the user.				
Degree of polarization	n.a.	For direct color laser components only.  Applies only to HTOL, TC, PTC, WHTOL.  If specified in datasheet, the degree of polarization has to be measured before and after the stress test. Data must be provided if requested by the user.				
Paramete	r to measure at minimum & maximum	temperature				
Forward voltage Vf	Vf-check for "open" ("light on/off test")	Applies only to: WHTOL, TC, PTC, VVF, MS, H2S and FMG To measure below threshold current.				
Laser safety has to be maintained before and after test.						

## Automotive Electronics Council Component Technical Committee

#### **Photodiodes:**

Parameter	Acceptance criteria	Remark						
Par	ameter to measure at room temperat	rure						
Photo current	+/- 25%							
Dark current	maximum acc. to data sheet	No light exposure.						
Forward voltage	+/- 10%	No light exposure.						
Parameter t	Parameter to measure at minimum & maximum temperature							
Forward voltage	open / short							

#### **Phototransistors:**

Parameter	Acceptance criteria	Remark
Par	ameter to measure at room temperat	cure
Collector Light Current	+/- 25%	With light exposure.
Dark current	maximum acc. to data sheet	No light exposure.
Parameter to	o measure at minimum & maximum t	emperature
V <sub>CE</sub> & V <sub>BE</sub> (if applicable and defined in part specification)	open / short	Applies only to: H³RTB, TC, IOL, VVF, MS, H2S and FMG

**Component Technical Committee** 

#### Appendix 6: Destructive Physical Analysis (DPA)

#### A6.1 Description

The purpose of this examination is to determine the capability of a device's internal materials, design, and workmanship to withstand forces induced by various stresses induced during environmental testing.

#### A6.2 Equipment:

- a. Optical microscope having magnification capability of up to 50X
- b. De-capsulation equipment
- c. Cross section equipment

#### A6.3 Procedure:

- Parts selected for this test must have successfully completed environmental testing as defined in Table 2, respectively Table 3a-c (Process Change Guidelines for the Selection of Tests) of AEC-Q102.
- b. The parts shall be opened or de-capsulated in order to expose the internal die/substrate and determine the extent of any mechanical or chemical damage. The process used to decapsulate the device must insure that it does not cause degradation affecting the issue under investigation. The internal die or substrate must be completely exposed and free of packaging material.
- c. The <u>parts</u> shall be examined under a magnification of up to 50X to the criteria listed in Section A6.4, herein.
- d. A cross section shall be done to analyze critical die structures (e.g., metallization layers, die attach, etc.), wire bonding connection and further critical internal component structures. For hermetic packages this implies the connection stem-cap, stem-leads and cap-window.
- e. <u>All parts, failing any qualification test,</u> shall be analyzed to determine the cause of the failure. A Failure Analysis Report documenting this analysis shall be prepared on all failures. If the analysis shows that the failure was caused by the package opening process, the test shall be repeated on a second group of parts.
- f. Risk evaluation shall be done for failed parts and reported to the user. Generic data, additional reliability tests and/or common literature may be used.

#### A6.4 Failure Criteria:

Parts shall be considered failed if they exhibit any of the following:

- a. Visible evidence of non-conforming to the devices' Certificate of Design, Construction and Qualification.
- b. Visible evidence of corrosion, contamination, delamination or metallization voids. If the supplier can show by means of additional testing or analysis that these abnormalities have no impact on product reliability and lifetime, the part may be considered as passed. Nevertheless, the abnormality has to be mentioned within the test report. Details of additional testing or analysis has to be provided to the user if requested.
- c. Visible evidence of die/substrate cracks or defects (e.g., scratches, glassivation, etc.).
- d. Visible evidence of wire, die, or termination bond defects.
- e. Visible evidence of dendrite growth or electromigration.

**Component Technical Committee** 

#### Appendix 7: AEC-Q102 and the Use of Mission Profiles

#### A7.1 SCOPE

Successful completion of the test requirements in Table 2 allows the claim to be made that the part is AEC Q102 qualified. Additional testing may be agreed between Component Manufactures and Tier 1 Component Users depending on more demanding application environments. To address these more stringent conditions, application based Mission Profiles may be used for a reliability capability assessment.

A mission profile is the collection of relevant environmental and functional loads that a component will be exposed to during its use lifetime.

#### A7.1.1 Purpose

This appendix provides information on an approach that can be used to assess the suitability of a component for a given application and its mission profile for unique requirements. The benefit of applying this approach is that, in the end, the reliability margin between the component (specification) space and the application (condition) space may be shown.

- Section A7.2 demonstrates the relation between AEC-Q102 stress conditions / durations and a typical example of a set of use life time and loading conditions.
- Section A7.3 describes the approach, supported by flow charts, which can be used for a reliability capability assessment starting from a mission profile description.

#### A7.1.2 References

- SAE J1879/J1211/ZVEI Handbook for Robustness Validation of Semiconductor Devices in Automotive Applications
- JEDEC JEP122 Failure Mechanisms and Models for Semiconductor Devices

#### A7.2 BASE CONSIDERATIONS

#### A7.2.1 Use Lifetime and Mission Profile

The use lifetime assumptions drawn here are an example used for demonstration purpose only. Many typical mission profiles will differ in one or more characteristics from what is shown below.

- service lifetime in years
- engine on-time in hours
- engine off time {idle} in hours
- non-operating time in hours
- number of engine on-off cycles
- service mileage

The mission profile itself is generated by adding information on thermal, electrical, mechanical and any other forms of loading under use conditions to the above lifetime characteristics. Examples of these and how they relate to the test conditions in Table 2 are shown in Table A7.1.

#### A7.2.2 Relation to AEC-Q102 Stress Test Conditions and Durations

The basic calculations in Table A7.1 for each of the major stress tests demonstrate how one can derive suitable test conditions for lifetime characteristics based on reasonable assumptions for the loading. Caution should always be taken on use of excessive test conditions beyond those in Table 2, because they may induce unrealistic fail mechanisms and/ or acceleration.

**Component Technical Committee** 

#### A7.3 METHOD TO ASSESS A MISSION PROFILE

This section demonstrates how to perform a more detailed reliability capability assessment in cases where the application differs significantly from existing and proven situations:

- Application has a demanding loading profile
- Application has an extended service lifetime requirement
- Application has a more stringent failure rate target over lifetime

These considerations may result in extended test durations. In addition, there may be components manufactured in new technologies and/or containing new materials that are not yet qualified. In such cases, unknown failure mechanisms may occur with different times-to-failure which may require different test methods and/or conditions and/or durations.

For these cases, two flow charts are available to facilitate both Tier 1 and Component Manufacturing in a reliability capability assessment:

- Flow Chart 1 in Figure A7.1, describes the process at Component Manufacturer to assess whether a new component can be qualified by AEC-Q102.
- Flow Chart 2 in Figure A7.2, describes (1) the process at Tier 1 to assess whether a certain electronic component fulfills the requirements of the mission profile of a new Electronic Control Unit (ECU); and (2) the process at Component Manufacturer to assess whether an existing component qualified according to AEC-Q102 can be used in a new application.

For details on how to apply this method, please refer to SAE J1879, SAE J1211 and/or ZVEI Handbook for Robustness Validation of Semiconductor Devices in Automotive Applications.

In summary, the flow charts result in the following three clear possible conclusions:

- [A] AEC-Q102 test conditions do apply.
- [B] Mission Profile specific test conditions may apply.
- [C] Robustness Validation may be applied with detailed alignment between Tier1 and Component Manufacturer.

In addition, not shown in the flow charts, the expected end of life failure rate may be an important criterion. Regarding failure rates, the following points should be considered:

- No fails in 78 devices (26 devices from 3 lots) are applied as pass criteria for the major environmental stress tests. This represents an LTPD (Lot Tolerance Percent Defective) = 3, meaning a maximum of 3% failures at 90% confidence level.
- This sample size is sufficient to identify intrinsic design, construction and/or material issues affecting performance.
- This sample size is NOT sufficient or intended for process control or PPM evaluation.
   Manufacturing variation failures (low ppm issues) are achieved through proper process controls and/or screens such as described in AEC-Q001 and -Q002.
- Three lots are used as a minimal assurance of some process variation between lots. A
  monitoring process has to be installed to keep process variations under control.
- Sample sizes are limited by part and test facility costs, qualification test duration and limitations in batch size per test.




Figure A7.1: Flow Chart 1 - Reliability Test Criteria for New Component




Figure A7.2: Flow Chart 2 - Assessment of Existing, Qualified Component

Table A7.1: Example Calculations for AEC-Q102 Tests for Optoelectronic Semiconductors

Loading	Mission Profile Input	Stress Test	Stress Conditions	Acceleration Model (all temperatures in K, not in °C)	Model Parameters	Calculated Test Duration	Q102 Test Duration
Operation	t <sub>u</sub> = 12,000 h (average operating use time over 15 years)  T <sub>u</sub> = 100 °C (average junction temperature in use environment)	High Temperature Operating Life (HTOL) or High Temperature Reverse Bias (HTRB)	T <sub>t</sub> = 150 °C (junction temperature in test environment)	Arrhenius $A_f = \exp \left[ \frac{E_a}{k_B} \bullet \left( \frac{1}{T_u} - \frac{1}{T_t} \right) \right]$ Also applicable for High Temperature Storage Life (HTSL)	E <sub>a</sub> = 0.7 eV (activation energy; 0.7 eV is a typical value, actual values depend on failure mechanism and range from -0.2 to 1.4 eV)  k <sub>B</sub> = 8.61733 x 10 <sup>-5</sup> eV/K (Boltzmann's Constant)	$t_{\rm t}$ = 916 h (test time) $t_{\rm f} = \frac{t_u}{A_f}$	1000 h
	$\begin{aligned} n_u &= 54,750 \text{ cycles} \\ \text{(number of engine} \\ \text{on/off cycles over 15} \\ \text{years of use)} \\ \Delta T_u &= 70 \text{ K} \\ \text{(average thermal cycle} \\ \text{temperature change in} \\ \text{use environment)} \end{aligned}$	Temperature Cycling (TC)	ΔT <sub>t</sub> =205 K (thermal cycle temperature change in test environment: -55 °C to 150 °C)	Coffin Manson $A_f = \left(\frac{\Delta T_t}{\Delta T_u}\right)^m$	m = 4 (Coffin Manson exponent; 4 is to be used for cracks in hard metal alloys, actual values depend on failure mechanisms and range from 1 for ductile to 9 for brittle materials)	$n_t$ =744 cycles (number of cycles in test) $n_t = \frac{n_u}{A_f}$	1000 cycles
Thermo- mechanical	$\begin{aligned} n_u &= 54,750 \text{ cycles} \\ \text{(number of engine} \\ \text{on/off cycles over 15} \\ \text{years of use)} \\ \Delta T_u &= 55 \text{ K for solder die} \\ \text{attach} \\ \text{(average thermal cycle} \\ \text{temperature change in} \\ \text{use environment)} \end{aligned}$	Intermittent Operational Life (IOL)	ΔT <sub>t</sub> =100°C (thermal cycle temperature change in test environment: 25 °C to 125 °C)	Coffin Manson $A_f = \left(\frac{\Delta T_t}{\Delta T_u}\right)^m$ Also applicable for Power Temperature Cycle (PTC) Remark: The use of a Coffin-Manson model may not be appropriate to reflect time dependence of material behavior.	m = 2.5 (Coffin Manson exponent; 4 is to be used for cracks in hard metal alloys, actual values depend on failure mechanisms and range from 1 for ductile to 9 for brittle materials)	$n_t$ =12,283 cycles (number of cycles in test) $n_t = \frac{n_u}{A_f}$	1000 cycles

Table A7.1: Example Calculations for AEC-Q102 Tests for Optoelectronic Semiconductors (continued)

Loading	Mission Profile Input	Stress Test	Stress Conditions	Acceleration Model (all temperatures in K, not in °C)	Model Parameters	Calculated Test Duration	Q102 Test Duration
Humidity	Engine Non-operating:  tu= 119,400 hours (average engine off time over 15 years)  RHu= 75 % (average relative humidity in off mode)  Tu= 30 °C (average junction temperature in engine off mode)	Wet High Temperature Operating Life (WHTOL)  or High Humidity High Temperature Reverse Bias (H³TRB)	RH <sub>t</sub> = 85% (relative humidity in test environment)  T <sub>t</sub> = 85°C (ambient temperature in test environment)	Hallberg-Peck $A_f = \left(\frac{RH_t}{RH_u}\right)^p \bullet \exp\left[\frac{E_a}{k_B} \bullet \left(\frac{1}{T_u} - \frac{1}{T_t}\right)\right]$	$p = 3$ Reference Hallberg-Peck (1991) $E_a = 0.9 \text{ eV}$ Reference Hallberg-Peck (1991) $k_B = 8.61733 \times 10^{-5} \text{ eV/K}$ (Boltzmann's Constant)	$t_t$ = 413 h $t_t$ = $\frac{t_u}{A_f}$	1000 h

**Component Technical Committee** 

#### Appendix 7a: Reliability Validation for Optoelectronic Semiconductors

The progress in lighting technology is rapid. It is getting more and more common that new kind of <u>optoelectronic semiconductors</u> and technologies are developed in parallel with lighting application. This makes it sometimes difficult to follow the Robustness Validation approach, described in Appendix 7.

For <u>optoelectronic semiconductors</u>, the use lifetime strongly depends on the kind of application. So interior lighting mostly has different requirements compared to exterior rear and exterior front lighting application. In addition, application for trucks may have different requirements compared to the majority of personal cars. The matrix here is seen to be a typical set of longtime reliability tests safeguarding the various lifetime reliability requirements. If reliability cannot be proven by the classical Robustness Validation approach, this set of tests can be chosen alternatively.

LED & Laser Component				
Test	Condition	RV-level 2	RV-level 1	RV-level 0
	Per AEC-Q102	Extreme long life	Long life exterior	Interior and
	F GI ALC-Q 102	exterior		normal life exterior
HTOL 1	See test B1a	10000 hours	4000 hours	1000 hours
HTOL 2	See test B1b	10000 hours	4000 hours	1000 hours
PTC	See test A3a	2500 cycles	2500 cycles	1000 cycles

Photodiode and Phototransistor				
Test	Condition	RV-level 2	RV-level 1	RV-level 0
	Per AEC-Q102	Extreme long life	Long life	Normal life
H³TRB	See test A2c	Application specific	2000 hours	<u>1000 hours</u>

Note: <u>DPA needed after reaching final RV-level test duration</u>

Sample size: According to table 2. For > 1000h / cycles (RV-level 1 & 2) reduction to 30 parts (3

lots 10 pcs. each) possible

Failure criteria: 0 failures according to AEC-Q102 Appendix 5 allowed

RV level 1 & 2 are additional tests for robustness evaluation only. Passing tests, defined in Table 2 of base document AEC-Q102, (RV-level 0) qualifies the part already to AEC-Q102.

Especially but not limited for RV1 & RV2 it is strongly recommended to determine failure modes and acceleration parameter by the help of overstress tests. The following tests, derived from SAE/USCAR-33, are recommended:

- High Temperature Operating Life
   Tj = max. specified Tj +15 °C (Tj +30 °C for Low and Mid Power LEDs < 1 W)</li>
   I<sub>F</sub> = 1.25x max. specified I<sub>F</sub> (I<sub>F</sub> = 1.5x for Low and Mid Power LEDs < 1 W)</li>
- High Humidity & Temperature Operating Life
   85 °C 85% RH ambient
   I<sub>F</sub> = 1.25x max. specified I<sub>F</sub> (I<sub>F</sub> = 1.5x for Low and Mid Power LEDs < 1 W)</li>
- Power Temperature Cycle
   T<sub>S</sub> = -40 °C to 125 °C
   10 minutes dwell, 20 minutes transfer time
   2 minutes power ON / OFF each
   I<sub>F</sub> = 1.3x max. specified I<sub>F</sub> (I<sub>F</sub> = 1.5x for Low and Mid Power LEDs < 1 W)</li>

**Component Technical Committee** 

Temperature Shock
 -55 °C/150 °C
 15 minutes dwell, <10 second transfer time</li>

Sample size: 78 parts (3 lots 26 pcs. each)

Stress duration: 50% of samples size failed, 1500 hours / cycles maximum

Perform Pre- and Post-Stress Electrical and Photometric Test and Pre-conditioning per AEC-Q102

For failure criteria, follow AEC-Q102 Appendix 5

Destructive Physical Analysis (DPA) shall be performed on 2 (failed) parts each test

# Automotive Electronics Council ——— Component Technical Committee

## **Revision History**

Rev #	Date of change	Brief summary listing affected sections
-	Mar. 15, 2017	Initial Release.
<u>A</u>	<u>Apr. 6, 2020</u>	Complete Revision. Revised Sections 1, 1.2.2, 1.2.4, 1.3.3, 2.1, 2.2, 2.3.1, 2.3.7, 2.4, 2.5, 2.7, 3.2.1, 3.2.3, 3.3, 4.2, 4.3, Appendix 1, Appendix 2, Appendix 5, Appendix 6, Appendix 7, Figures A3.1 and A4.1, and Tables 2 and 3a-c. Added Section 4.5, Figures 1a and 4. Deleted Table 2a.